NDLI: A unique non-intrusive approach to non-ATE Based cul-de-sac SoC debug

Content Provider	IEEE Xplore Digital Library
Author	Easwaran, V. Bansal, V. Shurtz, G. Gulati, R. Mody, M. Karandikar, P. Shankar, P.
Copyright Year	2014
Description	Author affiliation: Embedded Process. Bus. Unit, Texas Instrum. India, Bangalore, India (Easwaran, V.; Bansal, V.; Shurtz, G.; Gulati, R.; Mody, M.; Karandikar, P.; Shankar, P.)
Abstract	Rapid increasing complexity of chips due to integration of multiple processing elements along with a rich set of peripherals for connectivity needs, poses new set of debug challenges on silicon. The spectrum of issues ranges from minor functional bugs, random timing related bugs to dead on-arrival (DoA) chip. The prior methods of doing silicon test were using ATE (Automatic Test Equipment's) and using trace data under software control, bringing its own set of limitations. This paper proposes a new method to overcome the above limitations by introducing internal state observations at the boundary of chip that can be viewed by probing these pins. The proposed method consists of routing hardware observability signal from every individual IP to pins, which are controlled by means of boot-pins on the chip. The solution accomplishes the same with no additional overhead in terms of pin count and helps to debug DoA silicon. This method is implemented in a multicore SoC (System-on-chip) catering to the automotive market. The actual result from SoC usage has shown to save up to 83% effort in debugging actual issues on silicon by adding about 0.2% more cost in terms of silicon area.
Sponsorship	IEEE Circuits Syst. Soc.
Starting Page	336
Ending Page	339
File Size	1326258
Page Count	4
File Format	PDF
ISBN	9781479933785
ISSN	21641706
DOI	10.1109/SOCC.2014.6948950
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pins IP networks System-on-chip Hardware Silicon Software Registers bootstrap Hardware observability ATE SoC IP non-intrusive debug dead silicon MUX
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On enhancing the debug architecture of a system-on-chip (SoC) to detect software attacks

Interactive Debug of SoCs with Multiple Clocks

Correctness and security at odds: Post-silicon validation of modern SoC designs

Validation of SoC firmware-hardware flows: Challenges and solution directions

A configurable prototyping platform for multi-project system-on-a-chip

Functional Debug Techniques for Embedded Systems

Design for debug: catching design errors in digital chips

A methodology to reuse random IP stimuli in an SoC functional verification environment

Assertion-based debug infrastructure for SoC designs

A unique non-intrusive approach to non-ATE Based cul-de-sac SoC debug

Similar Documents

On enhancing the debug architecture of a system-on-chip (SoC) to detect software attacks

Interactive Debug of SoCs with Multiple Clocks

Correctness and security at odds: Post-silicon validation of modern SoC designs

Validation of SoC firmware-hardware flows: Challenges and solution directions

A configurable prototyping platform for multi-project system-on-a-chip

Functional Debug Techniques for Embedded Systems

Design for debug: catching design errors in digital chips

A methodology to reuse random IP stimuli in an SoC functional verification environment

Assertion-based debug infrastructure for SoC designs

A unique non-intrusive approach to non-ATE Based cul-de-sac SoC debug