NDLI: A configurable prototyping platform for multi-project system-on-a-chip

Content Provider	IEEE Xplore Digital Library
Author	Chih-Chyau Yang Hui-Ming Lin Shih-Lun Chen Tien-Ching Wang Jun-Jie Zhu Chien-Ming Wu Chun-Ming Huang Chin-Long Wey
Copyright Year	2011
Description	Author affiliation: National Chip Implementation Center (CIC), Hsinchu, Taiwan (Chih-Chyau Yang; Hui-Ming Lin; Shih-Lun Chen; Tien-Ching Wang; Jun-Jie Zhu; Chien-Ming Wu; Chun-Ming Huang; Chin-Long Wey)
Abstract	This paper presents a configurable CONCORD platform for Multi-Project System-on-a-Chip (MP-SoC) implementation. The multi-projects platform was created for integrating heterogeneous SoC projects into a single chip. The total silicon prototyping cost for these projects can be greatly reduced by sharing the common SoC platform. A configurable SoC prototyping platform CONCORD is created as a verification platform for emulating the hardware of MP-SoC before chip being taped out. The CONCORD system provides higher connection flexibility, modularization, and architecture consistence than conventional FPGA systems. To demonstrate the effectiveness of the proposed methodology, a MP-SoC chip was implemented with eleven SoC projects sharing the common platform. The experimental results show that 91.42 $mm^{2}$ silicon areas reduced by the MP-SoC methodology.
Starting Page	1
Ending Page	4
File Size	382197
Page Count	4
File Format	PDF
ISBN	9781424485000
e-ISBN	9781424484997
DOI	10.1109/VDAT.2011.5783593
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-04-25
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System-on-a-chip Silicon Hardware Field programmable gate arrays Pins IP networks CONCORD Multi-Project SoC Silicon Prototyping
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in