NDLI: Design and implementation of novel source synchronous interconnection in modern GPU chips

Content Provider	IEEE Xplore Digital Library
Author	Tao Li Sadowski, G.
Copyright Year	2014
Description	Author affiliation: GPU Group, Adv. Macro Device (AMD), Shanghai, China (Tao Li) \|\| Res. Group, Adv. Macro Device (AMD), Boxborough, MA, USA (Sadowski, G.)
Abstract	As the architecture of GPU chips evolves to provide higher performance with lower power, new topology of graphics shader engines interconnection to local frame buffers becomes critical. Source synchronous interconnection has been widely adopted in Network-On-Chip (NoC). The SSB bus fabric to transfer data between shader engines and frame buffers adopts more of the globally asynchronous locally synchronous (GALS) design style for a large size GPU chip, in order to deal with the challenge of delivering synchronous high frequencies clocks in the GHz range across full chip. It also reduces the area cost and power consumption on long distance wide width data transfer. In this paper, we present the design structure and physical implementation of a novel source synchronous interconnect network for GALS-style GPU topology. This combines the source synchronous bus lane together with Multiple Data Rate (MDR) structure and much higher transmission clock frequency than shader clock to provide high bandwidth, high speed, low area cost data transmission fabric for GPU chips. We also developed MDR signal bits encoding techniques to reduce the toggle rate of the MDR data nets. With clock gating scheme and MDR signal encoding techniques adapted to the applications, we could further reduce the total power on the SSB transmission fabric.
Sponsorship	IEEE Circuits Syst. Soc.
Starting Page	130
Ending Page	135
File Size	912638
Page Count	6
File Format	PDF
ISBN	9781479933785
ISSN	21641706
DOI	10.1109/SOCC.2014.6948913
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Amplitude modulation Graphics processing units Energy dissipation Repeaters Power demand Encoding AOCV GPU SSB MDR NoC GALS ToF OCV
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in