NDLI: Reliability aware logic synthesis through rewriting

Content Provider	IEEE Xplore Digital Library
Author	Grandhi, S. Spagnol, C. Jiaoyan Chen Popovici, E. Cotafona, S.
Copyright Year	2014
Description	Author affiliation: Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork, Ireland (Grandhi, S.; Spagnol, C.; Jiaoyan Chen; Popovici, E.) \|\| Fac. of EE, Math. & CS, Delft Univ. of Technol., Delft, Netherlands (Cotafona, S.)
Abstract	The low reliability of advanced CMOS devices has become a critical issue that has to be considered in the digital IC design flow. This paper introduces a design time methodology to address and improve the reliability of combinational circuits. The key idea is to employ local transformation rules, a methodology that were extensively used for area, delay, and power optimizations and demonstrate that they can reduce the error probability as well.We propose a set of local transformation rules that enhance the reliability without altering the circuit functionality. This functional rewriting capability, along with a circuit reliability assessment methodology developed in house, enables the integration of the reliability aware analysis and logic optimization algorithm that iteratively transforms the design in order to achieve higher circuit reliability. Experimental results based on simulations performed on MCNC benchmark circuits indicate that method can provide a reliability improvement of up to 7.5%.
Sponsorship	IEEE Circuits Syst. Soc.
Starting Page	274
Ending Page	279
File Size	628671
Page Count	6
File Format	PDF
ISBN	9781479933785
ISSN	21641706
DOI	10.1109/SOCC.2014.6948940
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Integrated circuit reliability Logic gates Error probability Optimization Benchmark testing Simulation Rewriting And-Invert Graphs (AIG) ABC Tool Local Transformation Rules Reliability Synthesis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

ROST-C: Reliability driven optimisation and synthesis techniques for combinational circuits

Reliability analysis of logic circuits using probabilistic techniques

OPTIMIZATION OF BINARY AND MULTI-VALUED DIGITAL CIRCUITS USING MVSIS AND AIG REWRITING (ABC)

32.5 dag-aware aig rewriting a fresh look at combinational logic synthesis.

DAG-aware AIG rewriting: A fresh look at combinational logic synthesis (2006)

DAG-aware AIG rewriting: A fresh look at combinational logic synthesis (2006)

DAG-aware AIG rewriting: A fresh look at combinational logic synthesis (2006)

On the reliability of switching and multivalued networks

KL-cut based digital circuit remapping

Reliability aware logic synthesis through rewriting

Similar Documents

ROST-C: Reliability driven optimisation and synthesis techniques for combinational circuits

Reliability analysis of logic circuits using probabilistic techniques

OPTIMIZATION OF BINARY AND MULTI-VALUED DIGITAL CIRCUITS USING MVSIS AND AIG REWRITING (ABC)

32.5 dag-aware aig rewriting a fresh look at combinational logic synthesis.

DAG-aware AIG rewriting: A fresh look at combinational logic synthesis (2006)

DAG-aware AIG rewriting: A fresh look at combinational logic synthesis (2006)

DAG-aware AIG rewriting: A fresh look at combinational logic synthesis (2006)

On the reliability of switching and multivalued networks

KL-cut based digital circuit remapping

Reliability aware logic synthesis through rewriting