NDLI: Optimized Clamp Deployment with Simulation and Characterization in Full-Chip ESD (Electro-Static-Discharge) Design

Content Provider	IEEE Xplore Digital Library
Author	Chuah Cheow Theng Sidek, O.
Copyright Year	2006
Description	Author affiliation: Intel Microelectron., Halaman Kampung Jawa (Chuah Cheow Theng)
Abstract	DOE (design of experiment) with simulation approach is presented that allow early visibility, guidance, and analysis of clamp placement in early design stage (power template design) on a chip level complexity. ESD robustness of product is largely attributed to the degree of correct implementation of ESD design rules in a highly complex design. Correct clamp placements is one of the most difficult and less guidance. Therefore, a 'reliable' & 'comprehensive' ESD clamp placement analysis is urgently needed. This simulation would deliver a preliminary guidance of clamp placement. It provides the information of where the most probable clamp placement is in the particular power template design. Since it takes into consideration the ESD ohm rules requirements during the construction of ohm sector, it would have a very high confident level that the design would not encounter much issue in the ESD resistance checkout later. Apart from the ESD design rules checkout, we also couple with TLP (transient line pulse) testing which has proven this approach could deliver a promising ESD protection robustness. We can characterize, co-relate, and compare our simulation with the Si data from various design perspectives. All in all, the real strength of this simulation is the ability to provide earlier design guidance & optimization options starting from the product concept phase (power template design stage), which allows to align ESD with all design issues on a cost and time efficient way. Without the simulation, designer would need to manually calculate the resistance , rely on past experience and some assumption with nil data support which is tedious & error prone for complex design nowadays. This allows ESD design rules compliance in the early design stage, thus enhancing the approach of "correct-by-construction" on ESD design.
Starting Page	759
Ending Page	763
File Size	1004294
Page Count	5
File Format	PDF
ISBN	0780397304
DOI	10.1109/SMELEC.2006.380738
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-29
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Design optimization Clamps Electrostatic discharge Protection Design engineering Robustness Analytical models Cost function Microelectronics Trade agreements
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in