NDLI: Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method

Content Provider	IEEE Xplore Digital Library
Author	Ruiming Li Shey, A.-J. Laudes, M.
Copyright Year	2008
Description	Author affiliation: Sun Microsyst. Inc., Santa Clara, CA (Ruiming Li; Shey, A.-J.; Laudes, M.)
Abstract	Crosstalk noise becomes one of the critical issues gating design closure for nano-meter designs. Pessimism in noise analysis can lead to significant additional time spent addressing false violations. Taking logic correlation into consideration, noise analysis can reduce pessimism significantly by eliminating false noise signals [1]-[3][5]-[7][10]-[13]. Eliminating the aggressors from the aggressor candidate set that can not switch simultaneously restricted by the logic exclusivity (LE) relationship among them can save simulation time as well. The LE problem, being proved as NP-complete, is basically to determine the subset (possibly multiple equivalent subsets) of a given aggressor candidate set which has the largest combined weight out of all possible subsets governed by logic exclusivity constraints. This paper presents a new approach in resolving the LE problem, which employs a gain guided backtrack search technique that does not require exhaustive search of all the binary paths to reach an optimal solution. We first prove that under certain conditions, if the gain at each level is non-negative, then the result will be optimal. Based on this theorem, a new algorithm is developed. The experimental results demonstrate the efficiency and accuracy of this approach. The algorithm can quickly find the optimal solutions for most cases from industry designs and outperforms other methods.
Starting Page	783
Ending Page	789
File Size	339409
Page Count	7
File Format	PDF
ISBN	9781424428199
ISSN	10923152
DOI	10.1109/ICCAD.2008.4681665
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-11-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Crosstalk Integrated circuit noise Noise reduction Switches Logic design Sun Signal analysis Algorithm design and analysis Very large scale integration Analytical models
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method

False-noise analysis using logic implications

Crosstalk reduction for VLSI

Validation and test generation for oscillatory noise in VLSI interconnects

Delay noise pessimism reduction by logic correlations

Capacitive coupling noise in high-speed VLSI circuits

CGTA: current gain-based timing analysis for logic cells

Analytical models for crosstalk excitation and propagation in VLSI circuits

Crosstalk in VLSI interconnections

Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method

Similar Documents

Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method

False-noise analysis using logic implications

Crosstalk reduction for VLSI

Validation and test generation for oscillatory noise in VLSI interconnects

Delay noise pessimism reduction by logic correlations

Capacitive coupling noise in high-speed VLSI circuits

CGTA: current gain-based timing analysis for logic cells

Analytical models for crosstalk excitation and propagation in VLSI circuits

Crosstalk in VLSI interconnections

Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method