NDLI: MC-Sim: An efficient simulation tool for MPSoC designs

Content Provider	IEEE Xplore Digital Library
Author	Cong, J. Gururaj, K. Han, G. Kaplan, A. Naik, M. Reinman, G.
Copyright Year	2008
Description	Author affiliation: Comput. Sci. Dept., Univ. of California, Los Angeles, CA (Cong, J.; Gururaj, K.; Han, G.; Kaplan, A.; Naik, M.; Reinman, G.)
Abstract	The ability to integrate diverse components such as processor cores, memories, custom hardware blocks and complex network-on-chip (NoC) communication frameworks onto a single chip has greatly increased the design space available for system-on-chip (SoC) designers. Efficient and accurate performance estimation tools are needed to assist the designer in making design decisions. In this paper, we present MC-Sim, a heterogeneous multi-core simulator framework which is capable of accurately simulating a variety of processor, memory, NoC configurations and application specific coprocessors. We also describe a methodology to automatically generate fast, cycle-true behavioral, C-based simulators for coprocessors using a high-level synthesis tool and integrate them with MC-Sim, thus augmenting it with the capacity to simulate coprocessors. Our C-based simulators provide on an average 45times improvement in simulation speed over that of RTL descriptions. We have used this framework to simulate a number of real-life applications such as the MPEG4 decoder and litho-simulation, and experimented with a number of design choices. Our simulator framework is able to accurately model the performance of these applications (only 7% off the actual implementation) and allows us to explore the design space rapidly and achieve interesting design implementations.
Starting Page	364
Ending Page	371
File Size	349843
Page Count	8
File Format	PDF
ISBN	9781424428199
ISSN	10923152
DOI	10.1109/ICCAD.2008.4681599
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-11-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Network-on-a-chip Coprocessors Circuit simulation Fabrics Space exploration Costs Operating systems Application specific integrated circuits Manufacturing processes Computational modeling
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MC-Sim: an efficient simulation tool for MPSoC designs

Mc-sim: an efficient simulation tool for mpsoc designs.

Statistical Simulation of the IC Manufacturing Process

FABRICS II: A Statistically Based IC Fabrication Process Simulator

SUPREM 3.5, process modeling of gallium arsenide

Exploring Multilevel Cache Hierarchies in Application Specific MPSoCs

An Ultrasynchronization Checking Method With Trace-Driven Simulation for Fast and Accurate MPSoC Virtual Platform Simulation

Q8WARE: Synthesis Tool for Network-on-Chip Applications

Numerical simulator for superconducting integrated circuits

MC-Sim: An efficient simulation tool for MPSoC designs

Similar Documents

MC-Sim: an efficient simulation tool for MPSoC designs

Mc-sim: an efficient simulation tool for mpsoc designs.

Statistical Simulation of the IC Manufacturing Process

FABRICS II: A Statistically Based IC Fabrication Process Simulator

SUPREM 3.5, process modeling of gallium arsenide

Exploring Multilevel Cache Hierarchies in Application Specific MPSoCs

An Ultrasynchronization Checking Method With Trace-Driven Simulation for Fast and Accurate MPSoC Virtual Platform Simulation

Q8WARE: Synthesis Tool for Network-on-Chip Applications

Numerical simulator for superconducting integrated circuits

MC-Sim: An efficient simulation tool for MPSoC designs