NDLI: A metal and via maskset programmable VLSI design methodology using PLAs

Content Provider	IEEE Xplore Digital Library
Author	Jayakumar, N. Khatri, S.P.
Copyright Year	2004
Description	Author affiliation: Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA (Jayakumar, N.; Khatri, S.P.)
Abstract	In recent times there has been a substantial increase in the cost and complexity of fabricating a VLSI chip. The lithography masks themselves can cost between /spl epsi/ and /spl ges/. It is conjectured that due to these increasing costs, the number of ASIC starts in the last few years has declined. We address this problem by using an array of dynamic PLAs which require only metal and via mask customization in order to implement a new design. This would allow several similar-sized designs to share the same base set of masks (right up to the metal layers) and only have different metal and via masks. We have implemented our methodology for both combinational and sequential designs, and demonstrate that our approach strikes a reasonable compromise between ASIC and field programmable design methodologies in terms of placed-and-routed area and delay. Our method has a 2.89/spl times/ (3.58/spl times/) delay overhead and a 4.96/spl times/ (3.44/spl times/) area overhead compared to standard cells for combinational (sequential) designs.
Starting Page	590
Ending Page	594
File Size	503723
Page Count	5
File Format	PDF
ISBN	0780387023
ISSN	10923152
DOI	10.1109/ICCAD.2004.1382645
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-11-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Design methodology Programmable logic arrays Costs Application specific integrated circuits Logic arrays Manufacturing Lithography Delay Fabrication
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A metal and via maskset programmable VLSI design methodology using PLAs

Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric

VLSI design methods using the concept of sea-of-wires

Learning VLSI design using programmable logic arrays

Wirability of logic circuit packages in LSI and VLSI

A METAL and VIA Maskset Programmable VLSI Design Methodology using PLAs (2004)

A Low Cost Hierarchical System for VLSI Layout and Verification

VLSI - A Design Challenge

Teaching Top-Down ASIC/SoC Design vs Bottom-Up Custom VLSI

A metal and via maskset programmable VLSI design methodology using PLAs

Similar Documents

A metal and via maskset programmable VLSI design methodology using PLAs

Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric

VLSI design methods using the concept of sea-of-wires

Learning VLSI design using programmable logic arrays

Wirability of logic circuit packages in LSI and VLSI

A METAL and VIA Maskset Programmable VLSI Design Methodology using PLAs (2004)

A Low Cost Hierarchical System for VLSI Layout and Verification

VLSI - A Design Challenge

Teaching Top-Down ASIC/SoC Design vs Bottom-Up Custom VLSI

A metal and via maskset programmable VLSI design methodology using PLAs