NDLI: HiSIM: hierarchical interconnect-centric circuit simulator

Content Provider	IEEE Xplore Digital Library
Author	Tsung-Hao Chen Jeng-Liang Tsai Charlie C.-P. Chen Karnik, T.
Copyright Year	2004
Description	Author affiliation: Synopsis, Inc., Mountain View, CA, USA (Tsung-Hao Chen)
Abstract	To ensure the power and signal integrity of modern VLSI circuits, it is crucial to analyze huge amount of nonlinear devices together with enormous interconnect and even substrate parasitics to achieve the required accuracy. Neither traditional circuit simulation engines such as SPICE nor switch-level timing analysis algorithms are equipped to handle such a tremendous challenge in both efficiency and accuracy. We establish a solid framework that simultaneously takes advantage of a hierarchical nonlinear circuit simulation algorithm and an advanced large-scale linear circuit simulation method using a new predictor-corrector algorithm. Under solid convergence and stability guarantees, our simulator, HiSIM, a hierarchical interconnect-centric circuit simulator, is capable of handling the post-layout RLKC power and signal integrity analysis task efficiently and accurately. Experimental results demonstrate over 180X speed up over the conventional flat simulation method with SPICE-level accuracy.
Starting Page	489
Ending Page	496
File Size	587470
Page Count	8
File Format	PDF
ISBN	0780387023
ISSN	10923152
DOI	10.1109/ICCAD.2004.1382627
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-11-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Integrated circuit interconnections Circuit simulation Solid modeling Signal analysis Predictive models Analytical models Very large scale integration Engines SPICE Switching circuits
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automatic generation of analytical models for interconnect capacitances

HiSIM: Hierarchical Interconnect-Centric Circuit Simulator

Hisim: hierarchical interconnect-centric circuit simulator.

Modeling and extraction of interconnect capacitances for multilayer VLSI circuits

INDUCTWISE: inductance-wise interconnect simulator and extractor

HiSIM: hierarchical interconnect-centric circuit simulator

Time-domain macromodels for VLSI interconnect analysis

Realizable reduction of interconnect circuits including self and mutual inductances

False-noise analysis using logic implications

HiSIM: hierarchical interconnect-centric circuit simulator

Similar Documents

Automatic generation of analytical models for interconnect capacitances

HiSIM: Hierarchical Interconnect-Centric Circuit Simulator

Hisim: hierarchical interconnect-centric circuit simulator.

Modeling and extraction of interconnect capacitances for multilayer VLSI circuits

INDUCTWISE: inductance-wise interconnect simulator and extractor

HiSIM: hierarchical interconnect-centric circuit simulator

Time-domain macromodels for VLSI interconnect analysis

Realizable reduction of interconnect circuits including self and mutual inductances

False-noise analysis using logic implications

HiSIM: hierarchical interconnect-centric circuit simulator