NDLI: Large-scale circuit placement: gap and promise

Content Provider	IEEE Xplore Digital Library
Author	Jason Cong Tim Kong Shinnerl, J.R. Min Xie Xin Yuan
Copyright Year	2003
Description	Author affiliation: Dept. of Comput. Sci., UCLA, Los Angeles, CA, USA (Jason Cong)
Abstract	Placement is one of the most important steps in the RTL-to-GDSII synthesis process, as it directly defines the interconnects, which have become the bottleneck in circuit and system performance in deep submicron technologies. The placement problem has been studied extensively in the past 30 years. However, recent studies show that existing placement solutions are surprisingly far from optimal. The first part of this tutorial summarizes results from recent optimality and scalability studies of existing placement tools. These studies show that the results of leading placement tools from both industry and academia may be up to 50% to 150% away from optimal in total wirelength. If such a gap can be closed, the corresponding performance improvement will be equivalent to several technology-generation advancements. The second part of the tutorial highlights the recent progress on large-scale circuit placement, including techniques for wire-length minimization, routability optimization, and performance optimization.
Sponsorship	IEEE IEEE Circuits and Syst. Soc. IEEE Comput. Soc. ACM Special Interest Group on Design Automation
Starting Page	883
Ending Page	890
File Size	734353
Page Count	8
File Format	PDF
ISBN	1581137621
DOI	10.1109/ICCAD.2003.159779
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-11-09
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Large-scale systems Scalability Algorithm design and analysis Design automation Integrated circuit interconnections Computer science Circuit synthesis Circuits and systems Integrated circuit technology Minimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Large-Scale Circuit Placement: Gap and Promise

Unification of partitioning, placement and floorplanning

Clusters first? A study of circuit structure and placement

An MCM routing algorithm considering crosstalk

Data path allocation based on bipartite weighted matching

Cell Merge: A basic-pre-clustering clustering algorithm for placement

Physical architecture of ULSI systems course development

A design methodology and computer aids for digital VLSI systems

A study on the ternary DCG circuit design with matrix equation

Large-scale circuit placement: gap and promise

Similar Documents

Large-Scale Circuit Placement: Gap and Promise

Unification of partitioning, placement and floorplanning

Clusters first? A study of circuit structure and placement

An MCM routing algorithm considering crosstalk

Data path allocation based on bipartite weighted matching

Cell Merge: A basic-pre-clustering clustering algorithm for placement

Physical architecture of ULSI systems course development

A design methodology and computer aids for digital VLSI systems

A study on the ternary DCG circuit design with matrix equation

Large-scale circuit placement: gap and promise