NDLI: A probabilistic-based design methodology for nanoscale computation

Content Provider	IEEE Xplore Digital Library
Author	Bahar, R.I. Mundy, J. Jie Chen
Copyright Year	2003
Description	Author affiliation: Div. of Eng., Brown Univ., Providence, RI, USA (Bahar, R.I.; Mundy, J.; Jie Chen)
Abstract	As current silicon-based techniques fast approach their practical limits, the investigation of nanoscale electronics, devices and system architectures becomes a central research priority. It is expected that nanoarchitectures will confront devices and interconnections with high inherent defect rates, which motivates the search for new architectural paradigms. In this paper, we propose a probabilistic-based design methodology for designing nanoscale computer architectures based on Markov Random Fields (MRF). The MRF can express arbitrary logic circuits and logic operation is achieved by maximizing the probability of state configurations in the logic network. Maximizing state probability is equivalent to minimizing a form of energy that depends on neighboring nodes in the network. Once we develop a library of elementary logic components, we can link them together to build desired architectures based on the belief propagation algorithm. Belief propagation is a way of organizing the global computation of marginal belief in terms of smaller local computations. We will illustrate the proposed design methodology with some elementary logic examples.
Sponsorship	IEEE IEEE Circuits and Syst. Soc. IEEE Comput. Soc. ACM Special Interest Group on Design Automation
Starting Page	480
Ending Page	486
File Size	523063
Page Count	7
File Format	PDF
ISBN	1581137621
DOI	10.1109/ICCAD.2003.159727
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-11-09
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Design methodology Computer architecture Logic circuits Nanoscale devices Belief propagation Integrated circuit interconnections Markov random fields Logic devices Libraries Organizing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Designing logic circuits for probabilistic computation in the presence of noise

A probabilistic-based design methodology for nanoscale computation (2003)

A probabilistic-based design methodology for nanoscale computation

A probabilistic-based design methodology for nanoscale computation (2003)

A probabilistic-based design methodology for nanoscale computation (2003)

Joint and marginal probability analyses of Markov Random Field networks for digital logic circuits

The Probabilistic Logic for Nanosize circuits

A probabilistic approach to nano-computing (2003)

A probabilistic-based design for nanoscale computation.

A probabilistic-based design methodology for nanoscale computation

Similar Documents

Designing logic circuits for probabilistic computation in the presence of noise

A probabilistic-based design methodology for nanoscale computation (2003)

A probabilistic-based design methodology for nanoscale computation

A probabilistic-based design methodology for nanoscale computation (2003)

A probabilistic-based design methodology for nanoscale computation (2003)

Joint and marginal probability analyses of Markov Random Field networks for digital logic circuits

The Probabilistic Logic for Nanosize circuits

A probabilistic approach to nano-computing (2003)

A probabilistic-based design for nanoscale computation.

A probabilistic-based design methodology for nanoscale computation