NDLI: Energy-Aware FPGA-based Architecture for Wireless Sensor Networks

Content Provider	IEEE Xplore Digital Library
Author	Grassi, P.R. Sciuto, D.
Copyright Year	2012
Abstract	Wireless sensor networks (WSNs) are networks of battery-powered sensing devices connected with wireless interfaces. Energy consumption and processing efficiency are relevant characteristics for these systems, thus energy-efficient architectures are required. Recent works show that FPGAs are suitable candidates for efficient data signal processing in WSNs. In this work, we evaluate Flash-based FPGA technology for WSNs' applications, and we present FPGA-based architecture for data signal processing in WSN's nodes. Low static power consumption of Flash-FPGAs is a fundamental characteristic in WSNs systems, which are characterized by long idle periods. SRAM-based and Flash-based FPGAs were compared, and an architecture to manage dynamic energy consumption in Flash-based FPGAs is presented. The architecture has been validated and evaluated on a real testbed, and power consumption results are presented. In our experiments, the overall power consumption of the FPGA is kept below 4mW
Starting Page	866
Ending Page	873
File Size	413765
Page Count	8
File Format	PDF
ISBN	9781467324984
e-ISBN	9780769547985
DOI	10.1109/DSD.2012.50
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-09-05
Publisher Place	Turkey
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Wireless sensor networks Power demand Random access memory Clocks Microcontrollers Switches Wireless Sensor Networks Flash FPGAs Power Consumption
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA based application specific processing for sensor nodes

Power management techniques in an FPGA-based WSN node for high performance applications

An based-FPGA dynamic power management technique for wireless sensor network

Power-aware multi-objective evolvable hardware system on an FPGA

SENTIOF: An FPGA based high-performance and low-power wireless embedded platform

Ultra low power FPGA-based architecture for Wake-up Radio in Wireless Sensor Networks

Implementation of TinyOS on FPGA system

Energy efficient architecture for matrix multiplication on FPGAs

Low power reconfigurable FPGA based on SRAM

Energy-Aware FPGA-based Architecture for Wireless Sensor Networks

Similar Documents

FPGA based application specific processing for sensor nodes

Power management techniques in an FPGA-based WSN node for high performance applications

An based-FPGA dynamic power management technique for wireless sensor network

Power-aware multi-objective evolvable hardware system on an FPGA

SENTIOF: An FPGA based high-performance and low-power wireless embedded platform

Ultra low power FPGA-based architecture for Wake-up Radio in Wireless Sensor Networks

Implementation of TinyOS on FPGA system

Energy efficient architecture for matrix multiplication on FPGAs

Low power reconfigurable FPGA based on SRAM

Energy-Aware FPGA-based Architecture for Wireless Sensor Networks