NDLI: Evaluation of a Connectionless NoC for a Real-Time Distributed Shared Memory Many-Core System

Content Provider	IEEE Xplore Digital Library
Author	Rutgers, J.H. Bekooij, M.J.G. Smit, G.J.M.
Copyright Year	2012
Abstract	Real-time embedded systems like smartphones tend to comprise an ever increasing number of processing cores. For scalability and the need for guaranteed performance, the use of a connection-oriented network-on-chip (NoC) is advocated. Furthermore, a distributed shared memory architecture is preferred as it simplifies software development for a multicore system. In this paper, experimental evidence is provided, showing that replacing a connection-oriented NoC by a connectionless one in a distributed shared memory system reduces the hardware costs and improves the performance. We observed that our FPGA could only support an 8-core system with a connection-oriented NoC. We exchanged the NoC with our tree-shaped, connectionless network and a ring, allowing a 32-core system in the same FPGA, mainly because of a reduced number of physical connections. Although the analytical worst-case performance slightly decreased, measurements show that the latency of latency-critical memory reads was reduced by 52% on average.
Starting Page	727
Ending Page	730
File Size	287834
Page Count	4
File Format	PDF
ISBN	9781467324984
e-ISBN	9780769547985
DOI	10.1109/DSD.2012.54
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-09-05
Publisher Place	Turkey
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Hardware Real-time systems Tiles Software Computer architecture Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Evaluation of a connectionless noc for a real-time distributed shared memory many-core system.

R3TOS: A reliable reconfigurable real-time operating system

Hybrid Hardware-Software Architecture for Reconfigurable Real-Time Systems

Reconfigurable and Evolvable Architecture for Autonomous on-board systems

A development system for creating real-time machine vision hardware using field programmable gate arrays

Real-time correction system for improving the disparity image

A hardware and software programmable platform for industrial embedded application

Architectures for system-level applications of adaptive computing

HW-SW Real-Time Operating system for AC drive applications

Evaluation of a Connectionless NoC for a Real-Time Distributed Shared Memory Many-Core System

Similar Documents

Evaluation of a connectionless noc for a real-time distributed shared memory many-core system.

R3TOS: A reliable reconfigurable real-time operating system

Hybrid Hardware-Software Architecture for Reconfigurable Real-Time Systems

Reconfigurable and Evolvable Architecture for Autonomous on-board systems

A development system for creating real-time machine vision hardware using field programmable gate arrays

Real-time correction system for improving the disparity image

A hardware and software programmable platform for industrial embedded application

Architectures for system-level applications of adaptive computing

HW-SW Real-Time Operating system for AC drive applications

Evaluation of a Connectionless NoC for a Real-Time Distributed Shared Memory Many-Core System