NDLI: Composable Virtual Memory for an Embedded SoC

Content Provider	IEEE Xplore Digital Library
Author	Meenderinck, C. Molnos, A. Goossens, K.
Copyright Year	2012
Abstract	Systems on a Chip concurrently execute multiple applications that may start and stop at run-time, creating many use-cases. Composability reduces the verifcation effort, by making the functional and temporal behaviours of an application independent of other applications. Existing approaches link applications to static address ranges that cannot be reused between applications that are not simultaneously active, wasting resources. In this paper we propose a composable virtual memory scheme that enables dynamic binding and relocation of applications. Our virtual memory is also predictable, for applications with real-time constraints. We integrated the virtual memory on, CompSOC, an existing composable SoC prototyped in FPGA. The implementation indicates that virtual memory is in general expensive, because it incurs a performance loss around 39% due to address translation latency. On top of this, composability adds to virtual memory an insigni cant extra performance penalty, below 1%.
Starting Page	766
Ending Page	773
File Size	1437645
Page Count	8
File Format	PDF
ISBN	9781467324984
e-ISBN	9780769547985
DOI	10.1109/DSD.2012.32
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-09-05
Publisher Place	Turkey
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Tiles System-on-a-chip Resource management Real-time systems Switches Embedded systems Predictability SoC Composability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Time-predictable and composable architectures for dependable embedded systems

Time-predictable and composable architectures for dependable embedded systems

Composable Dynamic Voltage and Frequency Scaling and Power Management for Dataflow Applications

Hardware support for real-time embedded multiprocessor system-on-a-chip memory management

On-chip memory size configuration of SOC system based on real-time constraints

Hardware support for real-time embedded multiprocessor system-on-a-chip memory management

A dynamic memory management unit for embedded real-time system-on-a-chip

Efficient Service Allocation in Hardware Using Credit-Controlled Static-Priority Arbitration

SoC infrastructures for predictable system integration

Composable Virtual Memory for an Embedded SoC

Similar Documents

Time-predictable and composable architectures for dependable embedded systems

Time-predictable and composable architectures for dependable embedded systems

Composable Dynamic Voltage and Frequency Scaling and Power Management for Dataflow Applications

Hardware support for real-time embedded multiprocessor system-on-a-chip memory management

On-chip memory size configuration of SOC system based on real-time constraints

Hardware support for real-time embedded multiprocessor system-on-a-chip memory management

A dynamic memory management unit for embedded real-time system-on-a-chip

Efficient Service Allocation in Hardware Using Credit-Controlled Static-Priority Arbitration

SoC infrastructures for predictable system integration

Composable Virtual Memory for an Embedded SoC