NDLI: The ACROSS MPSoC -- A New Generation of Multi-core Processors Designed for Safety-Critical Embedded Systems

Content Provider	IEEE Xplore Digital Library
Author	Salloum, C.E. Elshuber, M. Hoftberger, O. Isakovic, H. Wasicek, A.
Copyright Year	2012
Abstract	The European ARTEMIS ACROSS project aims to overcome the limitations of existing Multi-Processor System-on-a-Chip (MPSoC) architectures with respect to safety-critical applications. MPSoCs have a tremendous potential in the domain of embedded systems considering their enormous computational capacity and energy efficiency. However, the currently existing MPSoC architectures have significant limitations with respect to safety-critical applications. These limitations include difficulties in the certification process due to the high complexity of MPSoCs, the lacking temporal determinism and problems related to error propagation between subsystems. These limitations become even more severe, when subsystems of different criticality levels have to be integrated on the same computational platform. Examples of such mixed-criticality integration are found in the avionics and automotive industry with their desire to integrate safety-critical, mission critical and non-critical subsystems on the same platform in order to minimize size, weight, power and cost. The main objective of ACROSS is to develop a new generation of multicore processors designed specially for safety-critical embedded systems; the ACROSS MPSoC. In this paper we will show how the ACROSS MPSoC overcomes the limitations of existing MPSoC architectures in order to make the multi-core technology available to the safety-critical domain.
Starting Page	105
Ending Page	113
File Size	679422
Page Count	9
File Format	PDF
ISBN	9781467324984
e-ISBN	9780769547985
DOI	10.1109/DSD.2012.126
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-09-05
Publisher Place	Turkey
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Embedded systems Multicore processing Complexity theory Safety Communication channels Schedules Time-Triggered Network-on-a-Chip ACROSS Multi-core Multi-processor System-on-a-Chip Real-time Dependability Safety-critical systems embedded systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Task scheduling of real-time systems on multi-core embedded processor

Scheduling of fork-join tasks on multi-core processors to avoid communication conflict

XGRID: A Scalable Many-Core Embedded Processor

Scheduling and allocation of time-triggered and event-triggered services for multi-core processors with networks-on-a-chip

Time-triggered communication scheduling analysis for real-time multicore systems

Improved on-chip communication architecture for multi-core embedded system

On the interactions between real-time scheduling and inter-thread cached interferences for multicore processors

Efficient scheduling of DAG tasks on multi-core processor based parallel systems

Models of Communication for Multicore Processors

The ACROSS MPSoC -- A New Generation of Multi-core Processors Designed for Safety-Critical Embedded Systems

Similar Documents

Task scheduling of real-time systems on multi-core embedded processor

Scheduling of fork-join tasks on multi-core processors to avoid communication conflict

XGRID: A Scalable Many-Core Embedded Processor

Scheduling and allocation of time-triggered and event-triggered services for multi-core processors with networks-on-a-chip

Time-triggered communication scheduling analysis for real-time multicore systems

Improved on-chip communication architecture for multi-core embedded system

On the interactions between real-time scheduling and inter-thread cached interferences for multicore processors

Efficient scheduling of DAG tasks on multi-core processor based parallel systems

Models of Communication for Multicore Processors

The ACROSS MPSoC -- A New Generation of Multi-core Processors Designed for Safety-Critical Embedded Systems