NDLI: Flex memory: Exploiting and managing abundant off-chip optical bandwidth

Content Provider	IEEE Xplore Digital Library
Author	Ying Wang Lei Zhang Yinhe Han Huawei Li Xiaowei Li
Copyright Year	2011
Description	Author affiliation: Key Laboratory of Computer System and Architecture, Institute of Computing Technology Chinese Academy of Sciences, Beijing, P.R. China (Ying Wang; Lei Zhang; Yinhe Han; Huawei Li; Xiaowei Li)
Abstract	The emerging nanophotonic technology can avoid the limitation of I/O pin count, and provide abundant memory bandwidth. However, current DRAM organization has mainly been optimized for a higher storage capacity and package pin utilization. The resulted data fetching mechanism is quite inefficient in performance and energy saving, and cannot effectively utilize the abundant optical bandwidth in off-chip communication. This paper inspects the opportunity brought by optical communication, and revisits the DRAM memory architecture considering the technology trend towards multiprocessors. In our FlexMemory design, super-line prefetching is proposed to boost system performance and promote energy efficiency, which leverages the abundant photonic bandwidth to enlarge the effective data fetch size per memory cycle. To further preserve locality and maintain service parallelism for different workloads, page folding technique is employed to achieve adaptive data mapping in photonics-connected DRAM chips via optical wavelengths allocation. By combining both techniques, surplus off-chip bandwidth can be utilized and effectively managed adapting to the workloads intensity. Experimental results show that our FlexMemory achieves considerable improvements in performance and energy efficiency.
Starting Page	1
Ending Page	6
File Size	231743
Page Count	6
File Format	PDF
ISBN	9781612842080
ISSN	15301591
e-ISBN	9783981080186
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-03-14
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Bandwidth Random access memory Prefetching Photonics Optical waveguides Delay Energy efficiency locality DRAM nanophotonic memory architecture
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Flex Memory: Exploiting and Managing Abundant Off-Chip Optical Bandwidth

Optical burst switching for many-core processor-to-memory photonic networks

A study of channeled DRAM memory architectures

Mini-rank: Adaptive DRAM architecture for improving memory power efficiency

Dynamic power management of off-chip links for Hybrid Memory Cubes

Exploiting off-chip memory access modes in high-level synthesis 3.

Building Many-Core Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics

Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems

Exploiting Off-Chip Memory Access Modes in High-Level Synthesis

Flex memory: Exploiting and managing abundant off-chip optical bandwidth

Similar Documents

Flex Memory: Exploiting and Managing Abundant Off-Chip Optical Bandwidth

Optical burst switching for many-core processor-to-memory photonic networks

A study of channeled DRAM memory architectures

Mini-rank: Adaptive DRAM architecture for improving memory power efficiency

Dynamic power management of off-chip links for Hybrid Memory Cubes

Exploiting off-chip memory access modes in high-level synthesis 3.

Building Many-Core Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics

Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems

Exploiting Off-Chip Memory Access Modes in High-Level Synthesis

Flex memory: Exploiting and managing abundant off-chip optical bandwidth