NDLI: Fast and accurate resource conflict simulation for performance analysis of multi-core systems

Content Provider	IEEE Xplore Digital Library
Author	Stattelmann, S. Bringmann, O. Rosenstiel, W.
Copyright Year	2011
Description	Author affiliation: FZI Forschungszentrum Informatik, Haid-und-Neu-Str. 10-14, D-76131 Karlsruhe, Germany (Stattelmann, S.; Bringmann, O.) \|\| University of Tuebingen, Sand 13, D-72076 Tuebingen, Germany (Rosenstiel, W.)
Abstract	This work presents a SystemC-based simulation approach for fast performance analysis of parallel software components, using source code annotated with low-level timing properties. In contrast to other source-level approaches for performance analysis, timing attributes obtained from binary code can be annotated even if compiler optimizations are used without requiring changes in the compiler. To consider concurrent accesses to shared resources like caches accurately during a source-level simulation, an extension of the SystemC TLM-2.0 standard for reducing the necessary synchronization overhead is proposed as well. This enables the simulation of low-level timing effects without performing a full-fledged instruction set simulation and at speeds close to pure native execution.
Starting Page	1
Ending Page	6
File Size	335225
Page Count	6
File Format	PDF
ISBN	9781612842080
ISSN	15301591
e-ISBN	9783981080186
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-03-14
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Synchronization Binary codes Analytical models Kernel Predictive models Software performance System analysis and design Timing Modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Framework for fast and accurate performance simulation of multiprocessor systems

Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation

Parallel Native-Simulation for Multi-processing Embedded Systems

Fast and accurate performance simulation of embedded software for MPSoC

Hybrid source-level simulation of data caches using abstract cache models

An effective synchronization approach for fast and accurate multi-core instruction-set simulation

Context-sensitive timing simulation of binary embedded software

Fast and accurate source-level simulation of software timing considering complex code optimizations

Performance Analysis of an Optimistic Simulator for CD++

Fast and accurate resource conflict simulation for performance analysis of multi-core systems

Similar Documents

Framework for fast and accurate performance simulation of multiprocessor systems

Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation

Parallel Native-Simulation for Multi-processing Embedded Systems

Fast and accurate performance simulation of embedded software for MPSoC

Hybrid source-level simulation of data caches using abstract cache models

An effective synchronization approach for fast and accurate multi-core instruction-set simulation

Context-sensitive timing simulation of binary embedded software

Fast and accurate source-level simulation of software timing considering complex code optimizations

Performance Analysis of an Optimistic Simulator for CD++

Fast and accurate resource conflict simulation for performance analysis of multi-core systems