NDLI: NoCOUT : NoC topology generation with mixed packet-switched and point-to-point networks

Content Provider	IEEE Xplore Digital Library
Author	Chan, J. Parameswaran, S.
Copyright Year	2008
Description	Author affiliation: Univ. of New South Wales, Sydney (Chan, J.; Parameswaran, S.)
Abstract	Networks-on-chip (NoC) have been widely proposed as the future communication paradigm for use in next-generation system-on-chip. In this paper, we present NoCOUT, a methodology for generating an energy optimized application specific NoC topology which supports both point-to-point and packet-switched networks. The algorithm uses a prohibitive greedy iterative improvement strategy to explore the design space efficiently. A system-level floorplanner is used to evaluate the iterative design improvements and provide feedback on the effects of the topology on wire length. The algorithm is integrated within a NoC synthesis framework with characterized NoC power and area models to allow accurate exploration for a NoC router library. We apply the topology generation algorithm to several test cases including real-world and synthetic communication graphs with both regular and irregular traffic patterns, and varying core sizes. Since the method is iterative, it is possible to start with a known design to search for improvements. Experimental results show that many different applications benefit from a mix of ";on chip networks"; and ";point-to-point networks";. With such a hybrid network, we achieve approximately 25% lower energy consumption (with a maximum of 37%) than a state of the art min-cut partition based topology generator for a variety of benchmarks. In addition, the average hop count is reduced by 0.75 hops, which would significantly reduce the network latency.
Starting Page	265
Ending Page	270
File Size	164605
Page Count	6
File Format	PDF
ISBN	9781424419210
DOI	10.1109/ASPDAC.2008.4483953
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-03-21
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Network-on-a-chip Network topology Iterative algorithms Space exploration Next generation networking System-on-a-chip Optimization methods Algorithm design and analysis Feedback Wire
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

NoCOUT: NoC Topology Generation with Mixed Packet-switched and Point-to-point Networks (2008)

NoCOUT: NoC topology generation with mixed packet-switched and point-to-point networks

Integrated Modeling, Generation and Optimization for Packet based NoC Topology

DART: Fast and Flexible NoC Simulation using FPGAs

Application-aware generation and optimization for NoC topology

Design space exploration on heterogeneous network-on-chip

Next generation networks multiservice network design

A multi-objective approach for multi-application NoC mapping

A new hierarchical genetic algorithm for low-power network on chip design

NoCOUT : NoC topology generation with mixed packet-switched and point-to-point networks

Similar Documents

NoCOUT: NoC Topology Generation with Mixed Packet-switched and Point-to-point Networks (2008)

NoCOUT: NoC topology generation with mixed packet-switched and point-to-point networks

Integrated Modeling, Generation and Optimization for Packet based NoC Topology

DART: Fast and Flexible NoC Simulation using FPGAs

Application-aware generation and optimization for NoC topology

Design space exploration on heterogeneous network-on-chip

Next generation networks multiservice network design

A multi-objective approach for multi-application NoC mapping

A new hierarchical genetic algorithm for low-power network on chip design

NoCOUT : NoC topology generation with mixed packet-switched and point-to-point networks