NDLI: Webpage-based benchmarks for mobile device design

Content Provider	IEEE Xplore Digital Library
Author	Somers, M. Paul, J.M.
Copyright Year	2008
Description	Author affiliation: Virginia Tech Electr. & Comput. Eng., Blacksburg (Somers, M.; Paul, J.M.)
Abstract	Computers are currently designed using benchmarks and specification styles that are decades old, even as computers are being used in fundamentally different ways. By investigating the content, structure and usage of webpages, we observe that webpages represent a fundamentally different standard for performance evaluation of computers. We gathered data and modeled typical webpage content in order to characterize what is becoming a uniquely important design space. We then included this data in a set of simulations that also included models of a variety of scheduler types and heterogeneous multiprocessor architectures. To this, we proposed usage patterns that we believe typify the way people access the Internet on mobile devices. Considering only modern-day content in webpages, we found that specialized architectures can improve performance up to 70% over a homogeneous multiprocessor composed of general purpose processors with 25% additional improvement over the next best architecture when individual user preferences are also considered. This trend will increase as webpages become more differentiated in purpose and more complex in content. A new model of performance evaluation of computing must be developed, based upon webpage content and webpage access patterns.
Starting Page	795
Ending Page	800
File Size	580383
Page Count	6
File Format	PDF
ISBN	9781424419210
DOI	10.1109/ASPDAC.2008.4484060
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-03-21
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Mobile computing Internet Processor scheduling Computer architecture Cellular phones Mobile communication Embedded system Design engineering Computational modeling Application software
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Abstract, Multifaceted Modeling of Embedded Processors for System Level Design

Web-based systems for communication and scheduling

Automatic workload generation for system-level exploration based on modified GCC compiler

A Reconfigurable Hardware Interface for a Modern Computing System

Webpage-based benchmarks for mobile device design

Reassessing the TCG specifications for trusted computing in mobile and embedded systems

Application modeling description language for reconfigurable co-processor computing

Schedulability-driven communication synthesis for time triggered embedded systems

FunState-an internal design representation for codesign

Webpage-based benchmarks for mobile device design

Similar Documents

Abstract, Multifaceted Modeling of Embedded Processors for System Level Design

Web-based systems for communication and scheduling

Automatic workload generation for system-level exploration based on modified GCC compiler

A Reconfigurable Hardware Interface for a Modern Computing System

Webpage-based benchmarks for mobile device design

Reassessing the TCG specifications for trusted computing in mobile and embedded systems

Application modeling description language for reconfigurable co-processor computing

Schedulability-driven communication synthesis for time triggered embedded systems

FunState-an internal design representation for codesign

Webpage-based benchmarks for mobile device design