NDLI: Asynchronous thermal-aware DVFS control

Content Provider	IEEE Xplore Digital Library
Author	Durand, S. Lesecq, S.
Copyright Year	2013
Description	Author affiliation: LETI, CEA, Grenoble, France (Lesecq, S.) \|\| UMI LAFMIA, CINVESTAV, Mexico City, Mexico (Durand, S.)
Abstract	Embedded devices using highly integrated circuits must cope with conflicting constraints. They have become more sensitive to variabilities with technology scaling while requiring computational efficiency under even more limited energy storage. Power management techniques, mainly based on Dynamic Voltage and Frequency Scaling (DVFS) algorithms, are hence of great interest. Also, temperature increase/decrease is directly related to the power consumption and platform characteristics highly depend on the temperature. As a result, temperature must be controlled, at least limited. In the present paper, asynchronous thermal-aware DVFS control techniques are discussed. The proposed strategies implement a chopped scheme on top of a robust DVFS approach in order to limit the temperature increase. The asynchronous paradigm comes from the original idea in triggering the periods of oscillation from the monitoring of the internal temperature of the chip.
Starting Page	4295
Ending Page	4300
File Size	224770
Page Count	6
File Format	PDF
ISBN	9781479901777
ISSN	07431619
e-ISBN	9781479901784
DOI	10.1109/ACC.2013.6580500
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-06-17
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	American Automatic Control Council(AACC)
Subject Keyword	Steady-state Temperature dependence Temperature control Low voltage Power demand Oscillators Transient analysis
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in