NDLI: High-temperature superconducting edge-type Josephson junctions with modified interface barriers

Content Provider	IEEE Xplore Digital Library
Author	Satoh, T. Wen, J.-G. Hidaka, M. Tahara, S. Koshizuka, N. Tanaka, S.
Copyright Year	2002
Abstract	This paper describes recent results on the fabrication, electrical characteristics, and microstructure of high-temperature superconducting edge-type Josephson junctions with modified interface barriers. The barriers are formed by surface modification of the YBa/sub 2/Cu/sub 3/O/sub 7-/spl delta// base layer. This process involves structural and chemical modification by ion irradiation and crystallization by annealing. The junctions showed resistively and capacitively shunted junction-like current-voltage characteristics and excellent uniformity. The spread in the critical current for one hundred junctions was smaller than 1/spl sigma/=10% at 4.2 K. The uniformity is now approaching 1/spl sigma/=5%. The junction characteristics have remained the same after two-year room-temperature storage. They also showed no change after high-temperature processing at about 700/spl deg/C. High-resolution transmission electron microscopy revealed that both the crystal structure and chemical composition in relatively thick barriers are different from those of YBa/sub 2/Cu/sub 3/O/sub 7-/spl delta//.
Sponsorship	Council on Superconductivity Appl. Superconductivity Conference Inc MIT
Starting Page	770
Ending Page	775
Page Count	6
File Size	639288
File Format	PDF
ISSN	10518223
Volume Number	11
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Josephson junctions High temperature superconductors Fabrication Electric variables Microstructure Superconducting epitaxial layers Chemical processes Crystallization Annealing Current-voltage characteristics
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fabrication of Inductively-Coupled Double-Josephson Junctions Using High-Temperature Superconductors

High-temperature superconducting edge-type Josephson junctions with modified interfaces

Influence of Circuit Pattern Layout on Characteristics of Interface-Modified Ramp-Edge Junctions

Study of in-situ prepared high-temperature superconducting edge-type Josephson junctions

Fabrication of Ramp-Edge Junctions With High $I_{rm c}R_{rm n}$ Products by Using Cu-Poor Precursor

Fabrication and characterization of high temperature superconductor Josephson junctions with a novel device design

Resistive layers formation during the superconductor-normal transition of high-Tc superconductors

Ramp-edge junctions with interface-modified barriers fabricated on YBCO thick films

Fabrication of all YBaCuO trilayer Josephson junctions with YBaCuO wiring layer

High-temperature superconducting edge-type Josephson junctions with modified interface barriers

Similar Documents

Fabrication of Inductively-Coupled Double-Josephson Junctions Using High-Temperature Superconductors

High-temperature superconducting edge-type Josephson junctions with modified interfaces

Influence of Circuit Pattern Layout on Characteristics of Interface-Modified Ramp-Edge Junctions

Study of in-situ prepared high-temperature superconducting edge-type Josephson junctions

Fabrication of Ramp-Edge Junctions With High $I_{rm c}R_{rm n}$ Products by Using Cu-Poor Precursor

Fabrication and characterization of high temperature superconductor Josephson junctions with a novel device design

Resistive layers formation during the superconductor-normal transition of high-Tc superconductors

Ramp-edge junctions with interface-modified barriers fabricated on YBCO thick films

Fabrication of all YBaCuO trilayer Josephson junctions with YBaCuO wiring layer

High-temperature superconducting edge-type Josephson junctions with modified interface barriers