NDLI: An open-loop stepper motor driver based on FPGA

Content Provider	IEEE Xplore Digital Library
Author	Ngoc Quy Le Jae Wook Jeon
Copyright Year	2007
Description	Author affiliation: Sungkyunkwan Univ., Suwon (Ngoc Quy Le; Jae Wook Jeon)
Abstract	In motion control systems, stepper motors are widely used and the stepper motor driver is mainly implemented using a DSP (digital signal processor). Using the DSP allows the control algorithm to be easily applied. Both coding and debugging processes can be rapidly performed. The DSP based driver's exhibit good performance; they are reliable, precise, and responsive. However, when mass production is needed, FPGA (field-programmable gate array) based drivers are preferred since the FPGA based design is compatible with conversation to an ASIC (application specific integrated circuit). Previous studies proposed FPGA based drivers but the quality is still limited because of the difficulty of handling complex computations in the FPGA. Nowadays, with the improvement of FPGA techniques, it is possible to perform various computations in the FPGA so it can be used instead of the DSP in motor driver design. This paper presents an open loop driver based on the FPGA. This driver can perform stable, precise control and is responsive. The experimental results verify the performance of the control driver algorithm.
Starting Page	1322
Ending Page	1326
File Size	1858276
Page Count	5
File Format	PDF
ISBN	9788995003862
DOI	10.1109/ICCAS.2007.4406542
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-17
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	ICASE
Subject Keyword	Digital signal processors FPGA Open loop driver Debugging Open loop systems Integrated circuit reliability Application specific integrated circuits Current control Stepper motor Signal processing algorithms Digital signal processing Motion control Field programmable gate arrays Driver circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

“Development of a CPLD based novel open loop stepper motor controller for high performance using VHDL”

A reconfigurable wireless stepper motor controller based on FPGA implementation

FPGA Implementation of DTC Control Method for the Induction Motor Drive

Programmable DSP systems using FPGA

Development of a New Robot Controller Architecture with FPGA-Based IC Design for Improved High-Speed Performance

Sensorless DTC control of the induction motor using FPGA

Implementation of motion control technique for stepper motor translation stages in online detection system

FPGA-based universal multilevel space vector modulator

A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory

An open-loop stepper motor driver based on FPGA

Similar Documents

“Development of a CPLD based novel open loop stepper motor controller for high performance using VHDL”

A reconfigurable wireless stepper motor controller based on FPGA implementation

FPGA Implementation of DTC Control Method for the Induction Motor Drive

Programmable DSP systems using FPGA

Development of a New Robot Controller Architecture with FPGA-Based IC Design for Improved High-Speed Performance

Sensorless DTC control of the induction motor using FPGA

Implementation of motion control technique for stepper motor translation stages in online detection system

FPGA-based universal multilevel space vector modulator

A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory

An open-loop stepper motor driver based on FPGA