NDLI: An automated technique to generate relocatable partial bitstreams for Xilinx FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Oomen, R. Tuan Nguyen Kumar, A. Corporaal, H.
Copyright Year	2015
Abstract	Partial reconfiguration is a technique used to increase the flexibility of an FPGA-based system by reprogramming parts of the system dynamically without interrupting the operation of the other modules. Despite the runtime benefits offered by partially reconfigurable (PR) systems, creating and storing partial bitstreams (PBs) are becoming major concerns for system architects when the numbers of reconfigurable partitions (RPs) and PR modules (PRMs) increase. It takes significant amount of time to generate the PBs for PR systems with large number of RPs and PRMs. More importantly, when the mapping relationship between PRMs and RPs is many-to-many, several almost-identical PBs of one PRM must be stored separately which leads to inefficient utilization of the memory storage. Therefore, bitstream relocation is drawing interests from the research community as a viable solution. Yet almost none of the works are able to demonstrate a coherent method to not only create relocatable PBs for complex and large PRMs in variable-size RPs but also how to do that automatically to free the designer from the tedious and error prone manual processes. In this paper, we propose a new technique to fill that gap. The method is successfully developed for Xilinx Virtex 7 devices using Vivado design tool flow.
Starting Page	1
Ending Page	4
File Size	294823
Page Count	4
File Format	PDF
ISBN	9780993428005
DOI	10.1109/FPL.2015.7293980
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-02
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Imperial College
Subject Keyword	Field programmable gate arrays Table lookup Routing Timing Pins Runtime Algorithm design and analysis partial reconfiguration Virtex-7 FPGA Vivado bitstream relocation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

JPG - a partial bitstream generation tool to support partial reconfiguration in Virtex FPGAs (2002)

Multiple-clone configuration of relocatable partial bitstreams in Xilinx Virtex FPGAs

Fine-Grained Partial Runtime Reconfiguration on Virtex-5 FPGAs

Designing Partial Bitstreams for Multiple Xilinx FPGA Partitions

Relocation of reconfigurable modules on Xilinx FPGA

Designing Flexible Reconfigurable Regions to Relocate Partial Bitstreams

Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs (2004)

A flexible co-processing approach for SoC-FPGAs based on dynamic partial reconfiguration and bitstream relocation methods

FPGA architecture support for heterogeneous, relocatable partial bitstreams

An automated technique to generate relocatable partial bitstreams for Xilinx FPGAs

Similar Documents

JPG - a partial bitstream generation tool to support partial reconfiguration in Virtex FPGAs (2002)

Multiple-clone configuration of relocatable partial bitstreams in Xilinx Virtex FPGAs

Fine-Grained Partial Runtime Reconfiguration on Virtex-5 FPGAs

Designing Partial Bitstreams for Multiple Xilinx FPGA Partitions

Relocation of reconfigurable modules on Xilinx FPGA

Designing Flexible Reconfigurable Regions to Relocate Partial Bitstreams

Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs (2004)

A flexible co-processing approach for SoC-FPGAs based on dynamic partial reconfiguration and bitstream relocation methods

FPGA architecture support for heterogeneous, relocatable partial bitstreams

An automated technique to generate relocatable partial bitstreams for Xilinx FPGAs