NDLI: Characterisation of feasibility regions in FPGAs under adaptive DVFS

Content Provider	IEEE Xplore Digital Library
Author	Dahir, N. Campos, P. Tempesti, G. Trefzer, M. Tyrrell, A.
Copyright Year	2015
Description	Author affiliation: Dept. of Electron., Univ. of York, York, UK (Dahir, N.; Campos, P.; Tempesti, G.; Trefzer, M.; Tyrrell, A.)
Abstract	Implementing Dynamic Voltage and Frequency Scaling (DVFS) is a non-trivial task on FPGAs and requires knowledge about the feasible voltage and frequency (VF) ranges as a first step. The VF feasible ranges depend not only on the size of the critical path in the design but also on the inter- and intra-die variability on the FPGA die. Moreover, the variations in the configuration of the FPGA highly affect feasible VF ranges. Therefore, it is crucial to characterise feasibility by studying the relationship between feasible VF regions and these sources of variability in FPGAs. In this paper we employ a self-checking multiplier which uses residue codes and DVFS implemented on the programmable logic component of a Xilinx Zynq ZC702 device as an error-detection circuit to study these feasible regions. Results show that, as expected, feasible VF ranges vary with FPGA configuration. More interestingly, significant variation of the feasible VF regions is found for different dies. These results highlight the necessity of dynamic self-testing as a part of an adaptive DVFS implementation on FPGAs. Employing the techniques presented in this work enables the implementation of efficient adaptive on-line DVFS on programmable logic while ensuring reliability.
Starting Page	1
Ending Page	4
File Size	300263
Page Count	4
File Format	PDF
ISBN	9780993428005
DOI	10.1109/FPL.2015.7293998
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-02
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Imperial College
Subject Keyword	Field programmable gate arrays Error analysis Clocks Power demand Hardware System-on-chip Voltage control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power Management Strategies for Serial RapidIO Endpoints in FPGAs

Dynamic Voltage Scaling in a FPGA-Based System-on-Chip

Generic Software Framework for Adaptive Applications on FPGAs

Hierarchical Library Based Power Estimator for Versatile FPGAs

On the design of highly reliable system-on-chip using dynamically reconfigurable FPGAs

Leros: A Tiny Microcontroller for FPGAs

Leveraging partial dynamic reconfiguration on Zynq SoC FPGAs

A New Process Characterization Method for FPGAs Based on Electromagnetic Analysis

Method for dynamic power monitoring on FPGAs

Characterisation of feasibility regions in FPGAs under adaptive DVFS

Similar Documents

Power Management Strategies for Serial RapidIO Endpoints in FPGAs

Dynamic Voltage Scaling in a FPGA-Based System-on-Chip

Generic Software Framework for Adaptive Applications on FPGAs

Hierarchical Library Based Power Estimator for Versatile FPGAs

On the design of highly reliable system-on-chip using dynamically reconfigurable FPGAs

Leros: A Tiny Microcontroller for FPGAs

Leveraging partial dynamic reconfiguration on Zynq SoC FPGAs

A New Process Characterization Method for FPGAs Based on Electromagnetic Analysis

Method for dynamic power monitoring on FPGAs

Characterisation of feasibility regions in FPGAs under adaptive DVFS