NDLI: Estimating circuit delays in FPGAs after technology mapping

Content Provider	IEEE Xplore Digital Library
Author	Severens, B. Vansteenkiste, E. Heyse, K. Stroobandt, D.
Copyright Year	2015
Description	Author affiliation: Dept. of Electron. & Inf. Syst., Ghent Univ., Ghent, Belgium (Severens, B.; Vansteenkiste, E.; Heyse, K.; Stroobandt, D.)
Abstract	An FPGA implementation requires a significant effort of the hardware designer, who optimizes FPGA designs by going through many time-consuming CAD flow iterations. These iterations provide two types of feedback: (1) the FPGA performance and (2) the identification of the parts having the highest impact on the FPGA performance. Both depend on the wirelength behavior. Studies have been dedicated to the estimation of local [5] and global [4] wirelengths, but to our knowledge both performance estimations and identification of the critical zone are not present in literature. Therefore this paper, firstly, presents a comparison of three performance estimation techniques: logic depth, Monte Carlo simulation and fast placement (ordered from low to high accuracy and runtime). Secondly, four methods identifying the critical zone are compared. Results show that Monte Carlo simulations provide a good identification of the parts having the highest impact on the performance. We conclude that Monte Carlo simulations provide useful feedback within a short runtime (about 30 times faster than placement), reducing the time-to-market of FPGA implementations.
Starting Page	1
Ending Page	4
File Size	198491
Page Count	4
File Format	PDF
ISBN	9780993428005
DOI	10.1109/FPL.2015.7294010
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-02
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Imperial College
Subject Keyword	Delays Monte Carlo methods Estimation Accuracy Runtime Field programmable gate arrays Benchmark testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A fully pipelined implementation of Monte Carlo based SSTA on FPGAs

A technology mapping algorithm for heterogeneous FPGAs

Technology mapping for field-programmable gate arrays using integer programming

A connection-based router for FPGAs

SMI: Slack Measurement Insertion for online timing monitoring in FPGAs

A platform-independent runtime methodology for mapping multiple applications onto FPGAs through resource virtualization

Acceleration of financial Monte-Carlo simulations using FPGAs

Testing FPGAs using JBits RTP cores

Reconfigurability-Aware Structural Mapping for LUT-Based FPGAs

Estimating circuit delays in FPGAs after technology mapping

Similar Documents

A fully pipelined implementation of Monte Carlo based SSTA on FPGAs

A technology mapping algorithm for heterogeneous FPGAs

Technology mapping for field-programmable gate arrays using integer programming

A connection-based router for FPGAs

SMI: Slack Measurement Insertion for online timing monitoring in FPGAs

A platform-independent runtime methodology for mapping multiple applications onto FPGAs through resource virtualization

Acceleration of financial Monte-Carlo simulations using FPGAs

Testing FPGAs using JBits RTP cores

Reconfigurability-Aware Structural Mapping for LUT-Based FPGAs

Estimating circuit delays in FPGAs after technology mapping