NDLI: Extended Reliability Study of High Density PZT Capacitors: Intrinsic Lifetime Determination and Wafer Level Screening Strategy

Content Provider	IEEE Xplore Digital Library
Author	Bouyssou, E. Guegan, G. Bruyere, S. Pezzani, R. Berneux, L. de Morals, L.D. Rebrasse, J.-P. Anceau, C. Nopper, C.
Copyright Year	2007
Description	Author affiliation: STMicroelectronics (Bouyssou, E.; Guegan, G.)
Abstract	The processing of high-k PZT material enables to reach specific capacitance values up to 30 $nF/mm^{2}.$ This paper proposed an extended reliability study of integrated PZT capacitors, including both intrinsic and extrinsic issues. The intrinsic lifetime projections are given by a complete reliability model, developed from a basic time-dependent dielectric breakdown characterization. Several intrinsic failure mechanisms were identified depending on the applied voltage stress level. Hence, the authors adopted a testing methodology based on cumulated voltage and temperature accelerations, which enables to emulate only the relevant failure mechanism for lifetime extrapolation. Concerning the early failure rate issue, the authors developed an efficient wafer level screening procedure which enables to get rid of the whole extrinsic population. This screening methodology consists in applying an in-line bias pulse to all capacitors after the last etching step. The main difficulty to overcome for the industrial implementation of this procedure was the detection of defective devices. This issue was solved through the detection of negative dV/dt discharging peaks during the bias pulse application. Finally both intrinsic lifetime results and early failure rate obtained by this screening methodology turns out to be satisfying enough for technology qualification and industrialization.
Starting Page	433
Ending Page	438
File Size	600809
Page Count	6
File Format	PDF
ISBN	1424409187
DOI	10.1109/RELPHY.2007.369929
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-04-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Capacitors Failure analysis Voltage High K dielectric materials High-K gate dielectrics Capacitance Dielectric breakdown Stress Life testing Temperature screening PZT capacitors WLR reliability lifetime
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Testing methodology for lifetime extrapolation of PZT capacitors

Temperature effect on the reliability of ZrO/sub 2/ gate dielectric deposited directly on silicon

Determination of minority carrier lifetime and interface trap density in Ge MIS capacitors

Influence of gate material and stress voltage on post breakdown leakage current of high k dielectrics

Wafer level testing of inter-line reliability in copper/low-k structures

Application of fast wafer-level reliability PBTI tests for screening of High-k / Metal Gate process splits

CMOS and Interconnect Reliability - Advanced Gate Dielectric Reliability

Reliability behavior of TaAlOx Metal-Insulator-Metal capacitors

Dielectric Breakdown in High-K Gate Dielectrics - Mechanism and Lifetime Assessment

Extended Reliability Study of High Density PZT Capacitors: Intrinsic Lifetime Determination and Wafer Level Screening Strategy

Similar Documents

Testing methodology for lifetime extrapolation of PZT capacitors

Temperature effect on the reliability of ZrO/sub 2/ gate dielectric deposited directly on silicon

Determination of minority carrier lifetime and interface trap density in Ge MIS capacitors

Influence of gate material and stress voltage on post breakdown leakage current of high k dielectrics

Wafer level testing of inter-line reliability in copper/low-k structures

Application of fast wafer-level reliability PBTI tests for screening of High-k / Metal Gate process splits

CMOS and Interconnect Reliability - Advanced Gate Dielectric Reliability

Reliability behavior of TaAlOx Metal-Insulator-Metal capacitors

Dielectric Breakdown in High-K Gate Dielectrics - Mechanism and Lifetime Assessment

Extended Reliability Study of High Density PZT Capacitors: Intrinsic Lifetime Determination and Wafer Level Screening Strategy