NDLI: On modeling of high-voltage short circuit current limiter in East China Power Grid

Content Provider	IEEE Xplore Digital Library
Author	Song Han Xue-yan Mao Li-quan He
Copyright Year	2010
Description	Author affiliation: Department of Electrical Engineering, Zhejiang University, Hangzhou, Yuquan 310027 China (Song Han) \|\| Department of Electrical Engineering, Guizhou University, Guiyang, Caijiaguan 550003 China (Li-quan He) \|\| Zhejiang Electric Power Experimentation and Research Institute, District Zhaohui 8, Hangzhou 310027 China (Xue-yan Mao)
Abstract	This paper establishes a model of HV-SCCL for electromechanical transient simulation using user-defined program of PSASP software. This model decides whether or how thyristor protected series compensation (TPSC) would be switched on or off and consequently controls the capacitive reactance value, through comparing periodically line current and its variation rate with the corresponding short-circuit current (SCC) threshold. The effectiveness of the proposed model is proved in a 4-machine system. Furthermore, its effects for limiting SCC and influences on system stability under conditions of different reactance parameters of SCCL are presented and analyzed in (East China Power Grid) ECPG. The results indicate that parameter selection of reactor in the SCCL applied to transmission line should not only consider an anticipative SCC limiting factor but also take into account those restrictions of series compensation degree, while the reinserting time of TPSC is also one of the critical elements required special attention in stability studies.
Starting Page	1
Ending Page	7
File Size	994813
Page Count	7
File Format	PDF
ISBN	9781424465491
ISSN	19449925
e-ISBN	9781424465514
e-ISBN	9781424483570
DOI	10.1109/PES.2010.5589462
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-25
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit faults Integrated circuit modeling Power system stability Inductors Capacitors Stability analysis Power grids power system planning Fault current limiter series compensation short circuit current SCCL thyristor protected series compensation TPSC
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in