NDLI: The DAQ readout chain of the DSSC detector at the European XFEL

Content Provider	IEEE Xplore Digital Library
Author	Gerlach, T. Kugel, A. Wurz, A. Hansen, K. Klar, H. Muntefering, D. Fischer, P.
Copyright Year	2011
Description	Author affiliation: Max-Planck-Institute for Extraterrestial Physics (MPE), Munich, Germany (Muntefering, D.) \|\| Deutsches Elektronen Synchrotron (DESY), Hamburg, Germany (Hansen, K.; Klar, H.) \|\| Institute for Computer Engineering, Heidelberg University, Germany (Gerlach, T.; Kugel, A.; Wurz, A.; Fischer, P.)
Abstract	The DSSC collaboration is developing an instrument to detect synchrotron X-rays (E > 0.5 keV) at the European XFEL. The DEPFET based sensors with integrated signal compression will be read out by 16 dedicated readout ASICs per sensor main board. Data are acquired during the XFEL burst (≈ 600 µs) at a rate of up to 4.5 MHz, and subsequently read out by the DAQ readout chain during the approximately 99.4 ms long burst gaps. The DAQ readout chain comprises two FPGA-based detector specific modules (I/O Board and Patch Panel Transceiver), which will be described in detail. A concentrator stage (Trainbuilder), which is common to all 2D detectors and part of the general XFEL DAQ, receives the data, and forwards them to the back-end storage facility. Each sensor main board has an I/O Board. Its purpose is to concentrate the data of the 16 low-speed channels of the ASICs into four high-speed serial links. The I/O Board also controls the shutdown of the analog sections during the readout phase to minimize the power consumption of the DSSC detector. The accumulated data will be sent to the Patch Panel Transceivers residing on the head of the detector. A Patch Panel Transceiver receives the XFEL front-end electronics (FEE) clock (≈ 99 MHz) and commands from the master Clock & Control unit. In addition, it provides the ASICs with control telegrams generated by the FPGA. An on-board PLL generates the ADC sampling clock of approximately 700 MHz, which is derived from, and in phase with the XFEL FEE clock.
Starting Page	156
Ending Page	162
File Size	2778133
Page Count	7
File Format	PDF
ISBN	9781467301183
ISSN	10823654
e-ISBN	9781467301206
DOI	10.1109/NSSMIC.2011.6154470
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-10-23
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Transceivers Decision support systems Connectors Levee Silicon carbide Payloads Synchrotron Radiation Detector European XFEL DSSC DAQ DEPFET
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in