NDLI: Real-time and faster-than-real-time simulation of Modular Multilevel Converters using standard multi-core CPU and FPGA chips

Content Provider	IEEE Xplore Digital Library
Author	Can Wang Wei Li Belanger, J.
Copyright Year	2013
Description	Author affiliation: Dept. of Electr. & Comput. Eng., McGill Univ., Montreal, QC, Canada (Can Wang) \|\| OPAL-RT Technol., Montreal, QC, Canada (Wei Li; Belanger, J.)
Abstract	Modular Multilevel Converter (MMC) has many advantages for high-voltage direct current (HVDC) transmission and to integrate renewable energy to the main grid. Recently, there are several MMC projects being planning or in development over the world. However, due to the fact that the MMC has a large number of sub-modules (SMs) and a sophisticated controller, there are high demands on simulation tools to validate its design. A digital real-time simulator can simulate the MMC system quickly and accurately, and is able to validate the real MMC controller through hardware-in-the-loop tests. The challenges are to have an accurate and efficient MMC model so the simulator can solve the system with large number of MMC SMs in a very small time step, below 25 μs. In this paper, two MMC models implemented in standard INTEL multi-core CPU and FPGA for a faster-than-real-time and real-time simulation platform are presented. The model performance and accuracy are studied through a back-to-back MMC HVDC system, and compared to a reference model made by SimPowerSystems blocks in Matlab. It is demonstrated that the both models have high fidelity and an MMC system with as high as 3000 SMs can be simulated in real time with a time step of 500 nanoseconds using FPGA chips.
Sponsorship	IEEE Ind. Electron. Soc.
Starting Page	5405
Ending Page	5411
File Size	1252626
Page Count	7
File Format	PDF
ISBN	9781479902248
ISSN	1553572X
DOI	10.1109/IECON.2013.6700015
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-11-10
Publisher Place	Austria
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computational modeling Real-time systems Mathematical model Field programmable gate arrays HVDC transmission Capacitors Integrated circuit modeling FPGA simulation Modular multilevel converter (MMC) high-voltage d.c. (HVDC) real time simulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Research and application of small time-step simulation for MMC VSC-HVDC in RTDS

Real-Time Simulation of MMCs Using CPU and FPGA

Real-time simulation of modular multilevel converters for controller hardware-in-the-loop testing

Modular Multilevel Converter model implemented in FPGA for HIL test of industrial controllers

FPGA-Based Real-Time Simulation of Dual-Port Submodule MMC–HVDC System

MMC-HVDC Simulation and Testing Based on Real-Time Digital Simulator and Physical Control System

Compatible FPGA implementation of capacitor voltage balance control for half-bridge and full-bridge modular multilevel converter

An FPGA-based real-time simulator for HIL testing of modular multilevel converter controller

Factory acceptance test of a five-terminal MMC control and protection system using hardware-in-the-loop method

Real-time and faster-than-real-time simulation of Modular Multilevel Converters using standard multi-core CPU and FPGA chips

Similar Documents

Research and application of small time-step simulation for MMC VSC-HVDC in RTDS

Real-Time Simulation of MMCs Using CPU and FPGA

Real-time simulation of modular multilevel converters for controller hardware-in-the-loop testing

Modular Multilevel Converter model implemented in FPGA for HIL test of industrial controllers

FPGA-Based Real-Time Simulation of Dual-Port Submodule MMC–HVDC System

MMC-HVDC Simulation and Testing Based on Real-Time Digital Simulator and Physical Control System

Compatible FPGA implementation of capacitor voltage balance control for half-bridge and full-bridge modular multilevel converter

An FPGA-based real-time simulator for HIL testing of modular multilevel converter controller

Factory acceptance test of a five-terminal MMC control and protection system using hardware-in-the-loop method

Real-time and faster-than-real-time simulation of Modular Multilevel Converters using standard multi-core CPU and FPGA chips