NDLI: New Learning Algorithm for High-Quality Velocity Measurement from Low-Cost Optical Encoders

Content Provider	IEEE Xplore Digital Library
Author	Boggarpu, N.K. Kavanagh, R.C.
Copyright Year	2008
Description	Author affiliation: Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork (Boggarpu, N.K.)
Abstract	A novel compensation method to greatly reduce the slit errors (i.e. code wheel errors) that are caused by non-idealites in optical incremental encoders is proposed in this paper. Manufacturing limitations in the code wheel, optical components and analog circuitry hinder the use of cheaper encoders for high-end applications. To measure the shaft velocity, the M/T-type constant sample-time digital tachometer (CSDT) method, which involves both pulse-count and auxiliary timer measurement, is employed to effectively time-stamp the encoder transitions, thereby removing the quantization error that is often associated with the sampling of digital positions. However, the accuracy of the velocity calculation is usually compromised by encoder errors. This paper presents a two-stage, software solution to the problem. During the initial learning stage (which can be performed in-situ without the use of any expensive, high-accuracy reference equipment), the slit errors are calculated using the information obtained from the CSDT, while subsequent operation of the motion system utilizes adjusted edge positions for velocity calculation. The performance improvement in velocity measurement associated with the learning algorithm is demonstrated using both a simulation model and an experimental implementation that utilizes a three-channel, optical incremental encoder, field-programmable gate array (FPGA) and digital signal processor (DSP).
Starting Page	1908
Ending Page	1913
File Size	5642405
Page Count	6
File Format	PDF
ISBN	9781424415403
ISSN	10915281
DOI	10.1109/IMTC.2008.4547359
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-05-12
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Velocity measurement Pulse measurements Signal processing algorithms Wheels Position measurement Computer errors Field programmable gate arrays Optical arrays Manufacturing Optical devices slit error Digital measurement error compensation optical transducers optical velocity measurement field-programmable gate arrays table lookup tachometers
Content Type	Text
Resource Type	Article
Subject	Instrumentation Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

New Learning Algorithm for High-Quality Velocity Measurement and Control When Using Low-Cost Optical Encoders

Performance analysis and compensation of M/T-type digital tachometers

Look up table implementation for IMU error compensation algorithm

Swarm intelligence for digital circuits implementation on field programmable gate arrays platforms

Optimization of field-programmable gate array logic block architecture for speed

Chortle: a technology mapping program for lookup table-based field programmable gate arrays

On routing structure for the hybrid field programmable architecture

Power estimations vs. power measurements in Cyclone III devices

A 20-ps temperature compensated Time-to-Digital Converter (TDC) implemented in FPGA

New Learning Algorithm for High-Quality Velocity Measurement from Low-Cost Optical Encoders

Similar Documents

New Learning Algorithm for High-Quality Velocity Measurement and Control When Using Low-Cost Optical Encoders

Performance analysis and compensation of M/T-type digital tachometers

Look up table implementation for IMU error compensation algorithm

Swarm intelligence for digital circuits implementation on field programmable gate arrays platforms

Optimization of field-programmable gate array logic block architecture for speed

Chortle: a technology mapping program for lookup table-based field programmable gate arrays

On routing structure for the hybrid field programmable architecture

Power estimations vs. power measurements in Cyclone III devices

A 20-ps temperature compensated Time-to-Digital Converter (TDC) implemented in FPGA

New Learning Algorithm for High-Quality Velocity Measurement from Low-Cost Optical Encoders