NDLI: A High Frame Rate and High Accuracy Implementation using an FPGA for Calculating Laser Doppler Blood Flow

Content Provider	IEEE Xplore Digital Library
Author	Nguyen, H.C. Hayes-Gill, B.R. Yiqun Zhu Morgan, S.P.
Copyright Year	2008
Description	Author affiliation: Dept. of Electr. & Electron. Eng., Univ. of Nottingham, Nottingham (Nguyen, H.C.; Hayes-Gill, B.R.; Yiqun Zhu; Morgan, S.P.)
Abstract	This paper introduces an FPGA based implementation for processing 2D images of laser Doppler blood flow. The method presented uses a high speed FPGA prototyping platform to achieve a basic frame rate of flow images at 1 frame/second for 256 x 256 pixels with 1024 FFTpoints, which is significantly higher than other systems reported to date. The frame rate can be further increased, without changing the design, if higher clock or multiple processing units are used. The processing system utilises a concurrent and pipeline processing scheme to obtain high-speed performance. Mixed fixed-floating point calculations are utilized to achieve high accuracy but low resource usage. Simulation and test results are illustrated demonstrating successful performance of the system. The relative error obtained using the processing unit is below 0.1% when compared with signals processed off-line on a PC.
Starting Page	212
Ending Page	217
File Size	1770465
Page Count	6
File Format	PDF
ISBN	9781424415403
ISSN	10915281
DOI	10.1109/IMTC.2008.4547033
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-05-12
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Blood flow Signal processing Data mining Frequency domain analysis Pixel Image resolution Instrumentation and measurement Design engineering Prototypes FFT core Laser Doppler blood flow image processing using FPGA high frame rate imaging mixed fixed-floating point calculation
Content Type	Text
Resource Type	Article
Subject	Instrumentation Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An FPGA based generic prototyping platform employed in a CMOS laser Doppler blood flow camera

STAP radar system using FPGA floating point processing

Application of fast fourier transform in Laser Doppler velocimeter

FPGA Implementation of efficient FFT algorithm based on complex sequence

An optimized high-speed high-accuracy image matching system based on FPGA

Floating-point mixed-radix FFT core generation for FPGA and comparison with GPU and CPU

Soft-core stream processing on FPGA: An FFT case study

High performance FPGA based optical flow calculation using the census transformation

Processing of the image from infrared focal plane array using FPGA-based system

A High Frame Rate and High Accuracy Implementation using an FPGA for Calculating Laser Doppler Blood Flow

Similar Documents

An FPGA based generic prototyping platform employed in a CMOS laser Doppler blood flow camera

STAP radar system using FPGA floating point processing

Application of fast fourier transform in Laser Doppler velocimeter

FPGA Implementation of efficient FFT algorithm based on complex sequence

An optimized high-speed high-accuracy image matching system based on FPGA

Floating-point mixed-radix FFT core generation for FPGA and comparison with GPU and CPU

Soft-core stream processing on FPGA: An FFT case study

High performance FPGA based optical flow calculation using the census transformation

Processing of the image from infrared focal plane array using FPGA-based system

A High Frame Rate and High Accuracy Implementation using an FPGA for Calculating Laser Doppler Blood Flow