NDLI: Timer circuit using OTRA and its application as astable and Monostable multivibrator

Content Provider	IEEE Xplore Digital Library
Author	Rajput, D.S. Singh, R.
Copyright Year	2015
Description	Author affiliation: Madhav Inst. of Technol. &Sci., Gwalior, India (Rajput, D.S.; Singh, R.)
Abstract	This paper presents a new AnalogTimer circuit which is used to design A stable and Monostable multivibrators. The circuit employs comparators designed using OTRA and and flip flops implemented using N and gates. As table multivibrator designed using this Timer circuit generates a periodic waveform of variable time period and duty cycle. Monostable multivibrator uses a current trigger pulse to produce the output. The proposed circuits are insensitive to parasitic capacitances and resistances due to internally grounded input terminals of OTRA and can operate at very low power supply voltage [1]. The performance of the proposed Timer circuits is verified through PSPICE simulation using 0.5 μm CMOS process parameters provided by MOSIS (AGILENT).
Starting Page	1047
Ending Page	1050
File Size	454808
Page Count	4
File Format	PDF
e-ISBN	9781479972258
DOI	10.1109/ECS.2015.7124739
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-02-26
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Resistors Timer circuit Time-frequency analysis OTRA Power supplies Capacitors Bandwidth Logic gates Monostablemultivibrator CMOS integrated circuits Astable Comparator
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Independent rise and fall edge dead time generator based on monostable multivibrator circuit

A Novel Monostable Multivibrator Circuit

Modeling of a MOS Ultralow Voltage Astable Multivibrator for Energy Harvesting

A memristive astable multivibrator based on 555 timer

Realization of logic gates using Cmos Gilbert multiplier cell

An accurate offset-compensated current comparator

A power supply circuit recycling charge in adiabatic dynamic CMOS logic circuits

Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs

Nested miller active-capacitor frequency compensation for low-power three-stage amplifiers

Timer circuit using OTRA and its application as astable and Monostable multivibrator

Similar Documents

Independent rise and fall edge dead time generator based on monostable multivibrator circuit

A Novel Monostable Multivibrator Circuit

Modeling of a MOS Ultralow Voltage Astable Multivibrator for Energy Harvesting

A memristive astable multivibrator based on 555 timer

Realization of logic gates using Cmos Gilbert multiplier cell

An accurate offset-compensated current comparator

A power supply circuit recycling charge in adiabatic dynamic CMOS logic circuits

Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs

Nested miller active-capacitor frequency compensation for low-power three-stage amplifiers

Timer circuit using OTRA and its application as astable and Monostable multivibrator