NDLI: Wireline equalization using pulse-width modulation

Content Provider	IEEE Xplore Digital Library
Author	Schrader, J.-R. Klumperink, E.A.M. Visschers ,. J.L. Nauta, M.
Copyright Year	2006
Description	Author affiliation: CTIT Res. Inst., Twente Univ., Enschede (Schrader, J.-R.; Klumperink, E.A.M.)
Abstract	High-speed data links over copper cables can be effectively equalized using pulse-width modulation (PWM) pre-emphasis. This provides an alternative to the usual 2-tap FIR filters. The use of PWM pre-emphasis allows a channel loss at the Nyquist frequency of ~30dB, compared to ~20dB for a 2-tap symbol-spaced FIR filter. The use of PWM fits well with future high-speed low-voltage CMOS processes. The filter has only one `knob', which is the duty-cycle. This makes convergence of an algorithm for automatic adaptation straightforward. Spectral analysis illustrates that, compared to a 2-tap FIR filter, the steeper PWM filter transfer function fits better to the copper channel. This applies to both half-symbol-spaced and symbol-spaced 2-tap FIR filters. Circuits for implementation are as straightforward as for FIR pre-emphasis. In this paper new measurements are presented for a previous transmitter chip, and a new high-swing transmitter chip is presented. Both coaxial and differential cables are used for the tests. A bit rate of 5 Gb/s (2-PAM) was achieved with all cable assemblies, over a cable length of up to 130 m. Measured BER at this speed is $<10^{-12}$
Starting Page	591
Ending Page	598
File Size	1717664
Page Count	8
File Format	PDF
ISBN	1424400759
DOI	10.1109/CICC.2006.320827
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-09-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Space vector pulse width modulation Pulse modulation Pulse width modulation Finite impulse response filter Copper Semiconductor device measurement Transmitters Coaxial cables Frequency CMOS process
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

CMOS transmitter using pulse-width modulation pre-emphasis achieving 33 dB loss compensation at 5-Gb/s

Pulse-width modulation pre-emphasis applied in a wireline transmitter, achieving 33 dB loss compensation at 5-Gb/s in 0.13-/spl mu/m CMOS

A 32/16 Gb/s 4/2-PAM transmitter with PWM pre-Emphasis and 1.2 Vpp per side output swing in 0.13-μm CMOS

An ultra low-power low-cost gaussian impulse generator for uwb applications

A 0.25W fully integrated class-D audio power amplifier in 0.35μm CMOS

Adaptive time-domain pre-emphasis technique for multi-gigabit VLSI systems

Frequency synthesis using pulse width locked loop

Spatial-temporal CM equalization based on smart antennas

Charge-based CMOS FIR adaptive filter

Wireline equalization using pulse-width modulation

Similar Documents

CMOS transmitter using pulse-width modulation pre-emphasis achieving 33 dB loss compensation at 5-Gb/s

Pulse-width modulation pre-emphasis applied in a wireline transmitter, achieving 33 dB loss compensation at 5-Gb/s in 0.13-/spl mu/m CMOS

A 32/16 Gb/s 4/2-PAM transmitter with PWM pre-Emphasis and 1.2 Vpp per side output swing in 0.13-μm CMOS

An ultra low-power low-cost gaussian impulse generator for uwb applications

A 0.25W fully integrated class-D audio power amplifier in 0.35μm CMOS

Adaptive time-domain pre-emphasis technique for multi-gigabit VLSI systems

Frequency synthesis using pulse width locked loop

Spatial-temporal CM equalization based on smart antennas

Charge-based CMOS FIR adaptive filter

Wireline equalization using pulse-width modulation