NDLI: Steady-state analysis of voltage and current controlled oscillators

Content Provider	IEEE Xplore Digital Library
Author	Mehrotra, A. Suihua Lu Lee, D.C. Narayan, A.
Copyright Year	2005
Description	Author affiliation: Berkeley Design Autom., Santa Clara, CA, USA (Mehrotra, A.; Suihua Lu; Lee, D.C.; Narayan, A.)
Abstract	This paper introduces the problem of finding the steady-state and the numerical value of the controlling voltage or current for oscillators where the frequency of oscillation is known beforehand. These situations are very common when the oscillator is part of a phase-locked loop (PLL). In PLLs, the reference frequency as well as the divide ratios are known at the time of design. Therefore the desired frequency of the voltage (current) controlled oscillator is known but not the controlling voltage (current). We formulate this problem as the solution of an appropriate nonlinear equation. We present robust and efficient numerical techniques for solving this nonlinear equation both in time and frequency domain. We demonstrate using experimental results that this technique is at par with classical methods of calculating oscillator steady-state and period of oscillation for a given control voltage. We show that compared to a search-based approach to calculating the desired control voltage or current, our direct method is a order of magnitude faster for the same accuracy.
Starting Page	618
Ending Page	623
File Size	208686
Page Count	6
File Format	PDF
ISBN	078039254X
DOI	10.1109/ICCAD.2005.1560141
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-11-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Steady-state Voltage-controlled oscillators Voltage control Phase locked loops Frequency conversion Signal generators Automatic voltage control Nonlinear equations Communication system control Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A quadrature-based phase-locked loop

Parameter variation analysis for voltage controlled oscillators in phase-locked loops

Dynamical patterns of bang-bang phase-locked loops

Adaptively enhanced phase locked loops

Efficient clock recovery architecture

Phase-plane analysis of phase-locked loops used for clock recovery

Limit cycles in bang-bang phase-locked loops

Full CMOS Video Line-locked Phase-locked Loop System

Performance Analysis of the Numerically Controlled Oscillator

Steady-state analysis of voltage and current controlled oscillators

Similar Documents

A quadrature-based phase-locked loop

Parameter variation analysis for voltage controlled oscillators in phase-locked loops

Dynamical patterns of bang-bang phase-locked loops

Adaptively enhanced phase locked loops

Efficient clock recovery architecture

Phase-plane analysis of phase-locked loops used for clock recovery

Limit cycles in bang-bang phase-locked loops

Full CMOS Video Line-locked Phase-locked Loop System

Performance Analysis of the Numerically Controlled Oscillator

Steady-state analysis of voltage and current controlled oscillators