NDLI: Integrated hardware and software for improved flatness measurement: ATC4.1 flip chip assembly case studies

Content Provider	IEEE Xplore Digital Library
Author	Hai Ding Jian Zhang Powell, R.E. Ume, I.C. Baldwin, D.
Copyright Year	2003
Description	Author affiliation: Sch. of Mech. Eng., Georgia Inst. of Technol., Atlanta, GA, USA (Hai Ding; Jian Zhang; Powell, R.E.; Ume, I.C.; Baldwin, D.)
Abstract	Over the past four decades, electronic packaging technology has evolved from peripheral, through-hole, and bulk configurations to area-array. surface-mount, and small-profile approaches. Among these approaches, flip chip attachment has become the favorable choice for its capability of high volume of input/output and short path of signal distribution. Given the projection that the chip size and power of a single chip package will increase dramatically. substrate warpage of flip-chip packages during assembly and usage has become one of the main concerns. Warpage could cause misalignment between the chip and the substrate, prevent the solder balls from making contact with the substrate flip chip pads during the reflow soldering process, or induce crack nucleation at the board underfill interface in long-term usage. In this research, the authors developed an integrated shadow moire system for improved warpage analysis. The hardware is designed to carry out warpage measurement with a resolution on the order of microns. Combined with software, the integrated system is fully automated and highly accurate. As case studies, the system is used to characterize the substrate warpage of flip chip on organic board assemblies. Warpage of the substrates at the initial bare-board stage, post-reflow, and post-underfill are measured at room temperature. It is found that by properly selecting initially warped substrates, warpage can be diminished during the assembly processes. In addition, warpage measurements at elevated temperatures during thermal cycling and power cycling show that power cycling poses a smaller impact on substrate warpage.
Sponsorship	Chinese Inst. of Electron
Starting Page	155
Ending Page	160
File Size	484339
Page Count	6
File Format	PDF
ISBN	0780381688
DOI	10.1109/EPTC.2003.1298714
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-10-28
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Semiconductor device measurement Software measurement Flip chip Assembly Temperature measurement Electronics packaging Surface-mount technology Reflow soldering Software systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Integrated hardware and software for improved flatness measurement with ATC4.1 flip-chip assembly case study

The Application Of Flip Chip Bonding Technology To The Mobile Communications Terminals

Knowledge Based Decision Support For Surface Mount Infrared Reflow Soldering

Constrained collapse solder joint formation for wafer-level-chip-scale packages to achieve reliability improvement

Flip chip underfill reliability of CSP during IR reflow soldering

Components' emissivity in reflow soldering process

Assembly process issues in integrating commercial reflow encapsulants into flip chip assembly

Dynamic behavior of SMT chip capacitors during solder reflow

Temperature distribution in IC plastic packages in the reflow soldering process

Integrated hardware and software for improved flatness measurement: ATC4.1 flip chip assembly case studies

Similar Documents

Integrated hardware and software for improved flatness measurement with ATC4.1 flip-chip assembly case study

The Application Of Flip Chip Bonding Technology To The Mobile Communications Terminals

Knowledge Based Decision Support For Surface Mount Infrared Reflow Soldering

Constrained collapse solder joint formation for wafer-level-chip-scale packages to achieve reliability improvement

Flip chip underfill reliability of CSP during IR reflow soldering

Components' emissivity in reflow soldering process

Assembly process issues in integrating commercial reflow encapsulants into flip chip assembly

Dynamic behavior of SMT chip capacitors during solder reflow

Temperature distribution in IC plastic packages in the reflow soldering process

Integrated hardware and software for improved flatness measurement: ATC4.1 flip chip assembly case studies