Please wait, while we are loading the content...
Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Tangpuz, C. Cabahug, E.A. |
| Copyright Year | 2005 |
| Description | Author affiliation: Fairchild Semicond. (Philippines), Inc., Cebu, Philippines (Tangpuz, C.; Cabahug, E.A.) |
| Abstract | There are several processes in growing solder bumps in a wafer intended for flip chip applications. To mention a few are "electroplated", "ball placed" and "screen-printed" bumps. Upon flip chip attach, some manufacturing assemblies require a solder dispensing process on the leadframe to complete the interconnection between the bumps and the leadframe substrate, while others re-melt the bump on the chip to directly solder onto the substrate. For small-pitch bumping, i.e. <150/spl mu/m, with several number of =150/spl mu/m-sized bumps, solder dispensing on the leadframe substrate prior to flip chip attach is a major source of yield and reliability problem on the product if the dispensing results to non-uniform volume for the solder dots, not withstanding the productivity loss during dispensing due to mandatory vision system monitors to ensure completeness and volume consistency of solder dispensed on the leadframe. It is the reason why some assemblies are trying to find ways to mitigate or eliminate these limitations. On the other hand, directly re-melting the bumps to form the joint is a faster process, but has its share of disadvantages in maintaining the stand-off height after reflow, which results to poor performance during temperature and power cycling tests. The solder bump on copper stud (SBC) method defined in this paper resolved the problems mentioned and is a better solution to the manufacturability of assemblies requiring flip chip attach. This paper outlines a new method of forming a solder joint between a metal substrate and the bumps attached to the silicon in flip chip applications by solder bump on copper stud (SBC) process. This new method makes use of copper stud bumping technology coupled with solder screen-printing on wafer-level to pre-form the bumps on the silicon. This is a cost-effective alternative to electroplated bumps. The process eliminates solder dispensing process during flip chip assembly to form the final interconnection between substrate and silicon. The target applications are those that require stand-off control after flip chip attach for better reliability performance and maintain a highly conductive path for products requiring very low Rds(on) applications. Another merit of the SBC process is for applications where leadframes require deep downset or step-down and screen-printing is not an option. The process also addresses the low productivity of the solder dispensing process, consequently decreasing the overall product cost as a result of the improved equipment UPH. |
| Starting Page | 280 |
| Ending Page | 283 |
| File Size | 299178 |
| Page Count | 4 |
| File Format | |
| ISBN | 0780389077 |
| ISSN | 05695503 |
| DOI | 10.1109/ECTC.2005.1441279 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2005-05-31 |
| Publisher Place | USA |
| Access Restriction | Subscribed |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | Copper Soldering Flip chip Lead Assembly Silicon Productivity Manufacturing processes Machine vision Temperature |
| Content Type | Text |
| Resource Type | Article |
| Subject | Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|