NDLI: Scaling the bandwidth wall:challenges in and avenues for CMP scaling

Content Provider	ACM Digital Library
Author	Bell, Gordon B. Krishna, Anil Vu, Ken Solihin, Yan Rogers, Brian M. Jiang, Xiaowei
Abstract	As transistor density continues to grow at an exponential rate in accordance to Moore's law, the goal for many Chip Multi-Processor (CMP) systems is to scale the number of on-chip cores proportionally. Unfortunately, off-chip memory bandwidth capacity is projected to grow slowly compared to the desired growth in the number of cores. This creates a situation in which each core will have a decreasing amount of off-chip bandwidth that it can use to load its data from off-chip memory. The situation in which off-chip bandwidth is becoming a performance and throughput bottleneck is referred to as the bandwidth wall problem. In this study, we seek to answer two questions: (1) to what extent does the bandwidth wall problem restrict future multicore scaling, and (2) to what extent are various bandwidth conservation techniques able to mitigate this problem. To address them, we develop a simple but powerful analytical model to predict the number of on-chip cores that a CMP can support given a limited growth in memory traffic capacity. We find that the bandwidth wall can severely limit core scaling. When starting with a balanced 8-core CMP, in four technology generations the number of cores can only scale to 24, as opposed to 128 cores under proportional scaling, without increasing the memory traffic requirement. We find that various individual bandwidth conservation techniques we evaluate have a wide ranging impact on core scaling, and when combined together, these techniques have the potential to enable super-proportional core scaling for up to 4 technology generations.
Starting Page	371
Ending Page	382
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/1555815.1555801
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	37
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Analytical model Chip multi-processor Memory bandwidth
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Scaling the bandwidth wall: challenges in and avenues for CMP scaling

Scaling the bandwidth wall: challenges in and avenues for cmp scaling ∗.

Resource Sharing Centric Dynamic Voltage and Frequency Scaling for CMP Cores, Uncore, and Memory

CMP off-chip bandwidth scheduling guided by instruction criticality

Exploiting parallelism and structure to accelerate the simulation of chip multi-processors (2006)

Studying the impact of hardware prefetching and bandwidth partitioning in chip-multiprocessors

Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors

CPU Accounting in CMP Processors

Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance

Scaling the bandwidth wall:challenges in and avenues for CMP scaling

Similar Documents

Scaling the bandwidth wall: challenges in and avenues for CMP scaling

Scaling the bandwidth wall: challenges in and avenues for cmp scaling ∗.

Resource Sharing Centric Dynamic Voltage and Frequency Scaling for CMP Cores, Uncore, and Memory

CMP off-chip bandwidth scheduling guided by instruction criticality

Exploiting parallelism and structure to accelerate the simulation of chip multi-processors (2006)

Studying the impact of hardware prefetching and bandwidth partitioning in chip-multiprocessors

Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors

CPU Accounting in CMP Processors

Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance

Scaling the bandwidth wall:challenges in and avenues for CMP scaling