NDLI: Decoupled store completion/silent deterministic replay:enabling scalable data memory for CPR/CFP processors

Content Provider	ACM Digital Library
Author	Roth, Amir Hilton, Andrew
Abstract	CPR/CFP (Checkpoint Processing and Recovery/Continual Flow Pipeline) support an adaptive instruction window that scales to tolerate last-level cache misses. CPR/CFP scale the register file by aggressively reclaiming the destination registers of many in-flight instructions. However, an analogous mechanism does not exist for stores and loads. As the window expands, CPR/CFP processors must track all in-flight stores and loads to support forwarding and detect memory ordering violations. The previously-described SVW (Store Vulnerability Window) and SQIP (Store Queue Index Prediction) schemes provide scalable, non-associative load and store queues, respectively. However, they don't work smoothly in a CPR/CFP context. SVW/SQIP rely on the ability to dynamically stall some loads until a specific older store writes to the cache. Enforcing this serialization in CPR/CFP is expensive if the load and store are in the same checkpoint. We introduce two complementary procedures that implement this serialization efficiently. Decoupled Store Completion (DSC) allows stores to write to the cache before the enclosing checkpoint completes execution. Silent Deterministic Replay (SDR) supports mis-speculation recovery in the presence of DSC by replaying loads older than completed stores using values from the load queue. The combination of DSC and SDR enables an SVW/SQIP based CPR/CFP memory system that outperforms previous designs while occupying less area.
Starting Page	245
Ending Page	254
Page Count	10
File Format	PDF
ISSN	01635964
DOI	10.1145/1555815.1555786
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	37
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Load-store queues Checkpoint processors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Decoupled store completion/silent deterministic replay: enabling scalable data memory for CPR/CFP processors

Decoupled store completion/silent deterministic replay: enabling scalable data memory for cpr/cfp processors.

Scalable Load and Store Processing in Latency Tolerant Processors

Late-binding:enabling unordered load-store queues

Scalable Load and Store Processing in Latency-Tolerant Processors

A unified approach to eliminate memory accesses early

A Two-Level Load/Store Queue Based on Execution Locality

Effectiveness of global event queues in rollback reduction and load balancing

A unified approach to eliminate memory accesses early

Decoupled store completion/silent deterministic replay:enabling scalable data memory for CPR/CFP processors

Similar Documents

Decoupled store completion/silent deterministic replay: enabling scalable data memory for CPR/CFP processors

Decoupled store completion/silent deterministic replay: enabling scalable data memory for cpr/cfp processors.

Scalable Load and Store Processing in Latency Tolerant Processors

Late-binding:enabling unordered load-store queues

Scalable Load and Store Processing in Latency-Tolerant Processors

A unified approach to eliminate memory accesses early

A Two-Level Load/Store Queue Based on Execution Locality

Effectiveness of global event queues in rollback reduction and load balancing

A unified approach to eliminate memory accesses early

Decoupled store completion/silent deterministic replay:enabling scalable data memory for CPR/CFP processors