NDLI: An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness

Content Provider	ACM Digital Library
Author	Hong, Sunpyo Kim, Hyesoon
Abstract	GPU architectures are increasingly important in the multi-core era due to their high number of parallel processors. Programming thousands of massively parallel threads is a big challenge for software engineers, but understanding the performance bottlenecks of those parallel programs on GPU architectures to improve application performance is even more difficult. Current approaches rely on programmers to tune their applications by exploiting the design space exhaustively without fully understanding the performance characteristics of their applications. To provide insights into the performance bottlenecks of parallel applications on GPU architectures, we propose a simple analytical model that estimates the execution time of massively parallel programs. The key component of our model is estimating the number of parallel memory requests (we call this the memory warp parallelism) by considering the number of running threads and memory bandwidth. Based on the degree of memory warp parallelism, the model estimates the cost of memory requests, thereby estimating the overall execution time of a program. Comparisons between the outcome of the model and the actual execution time in several GPUs show that the geometric mean of absolute error of our model on micro-benchmarks is 5.4% and on GPU computing applications is 13.3%. All the applications are written in the CUDA programming language.
Starting Page	152
Ending Page	163
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/1555815.1555775
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	37
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Analytical model Memory level parallelism Performance estimation Warp level parallelism Gpu architecture Cuda
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness

Memory-level and thread-level parallelism aware gpu architecture performance analytical model.

An integrated GPU power and performance model

An execution time prediction analytical model for GPU with instruction-level and thread-level parallelism awareness

Virtual thread:maximizing thread-level parallelism beyond GPU scheduling limit

An integrated GPU power and performance model

Memory performance estimation of CUDA programs

Guided Region-Based GPU Scheduling: Utilizing Multi-thread Parallelism to Hide Memory Latency

CUDA-NP:realizing nested thread-level parallelism in GPGPU applications

An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness

Similar Documents

An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness

Memory-level and thread-level parallelism aware gpu architecture performance analytical model.

An integrated GPU power and performance model

An execution time prediction analytical model for GPU with instruction-level and thread-level parallelism awareness

Virtual thread:maximizing thread-level parallelism beyond GPU scheduling limit

An integrated GPU power and performance model

Memory performance estimation of CUDA programs

Guided Region-Based GPU Scheduling: Utilizing Multi-thread Parallelism to Hide Memory Latency

CUDA-NP:realizing nested thread-level parallelism in GPGPU applications

An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness