NDLI: Dynamic MIPS rate stabilization in out-of-order processors

Content Provider	ACM Digital Library
Author	Dubois, Michel Suh, Jinho
Abstract	Today's microprocessor cores reach high performance levels not only by their high clock rate but also by the concurrent execution of a large number of instructions. Because of the relationship between power and frequency, it becomes attractive to run an OoO (Out-of-Order) core at a frequency lower than its nominal frequency in the context of embedded or real-time systems. Unfortunately, whereas OoO pipelines have high average throughput, their highly variable and hard-to-predict execution rate makes them unsuitable for real-time systems with hard or even soft deadlines. In this paper, we demonstrate that the execution time of an OoO processor can be stable and predictable by controlling its MIPS (Mega Instructions Per Second) rate via a PID (Proportional, Integral, and Differential gain) feedback controller and DVFS (Dynamic Voltage and Frequency Scaling). The stabilized processor uses much less power per committed instruction, because of the reduced average frequency. The EPI (Energy Per Instruction) is also cut by an average of 28% across our benchmark programs. Since a stable MIPS rate is maintained consistently with lower power/energy per instruction, OoO processors stabilized by a feedback controller can realistically be deployed in real-time systems. To demonstrate this capability we select a subset of the MiBench benchmarks that displays the widest execution rate variations and stabilize their MIPS rate in the context of a 1GHz Pentium III-like microarchitecture.
Starting Page	46
Ending Page	56
Page Count	11
File Format	PDF
ISSN	01635964
DOI	10.1145/1555815.1555763
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	37
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Embedded systems Stabilization Variability Ooo processors Real-time systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dynamic MIPS rate stabilization in out-of-order processors

Dynamic MIPS rate stabilization in out-of-order processors (2009)

Dynamic MIPS Rate Stabilization for Complex Processors

Software synthesis for hard real-time embedded systems with multiple processors

Dynamic Shared SPM Reuse for Real-Time Multicore Embedded Systems

Non-uniform program analysis & repeatable execution constraints:exploiting out-of-order processors in real-time systems

A Dynamic Slack Management Technique for Real-Time Distributed Embedded Systems

Full-virtualization on MIPS-based MPSOCs embedded platforms with real-time support

Time-Predictable Out-of-Order Execution for Hard Real-Time Systems

Dynamic MIPS rate stabilization in out-of-order processors

Similar Documents

Dynamic MIPS rate stabilization in out-of-order processors

Dynamic MIPS rate stabilization in out-of-order processors (2009)

Dynamic MIPS Rate Stabilization for Complex Processors

Software synthesis for hard real-time embedded systems with multiple processors

Dynamic Shared SPM Reuse for Real-Time Multicore Embedded Systems

Non-uniform program analysis & repeatable execution constraints:exploiting out-of-order processors in real-time systems

A Dynamic Slack Management Technique for Real-Time Distributed Embedded Systems

Full-virtualization on MIPS-based MPSOCs embedded platforms with real-time support

Time-Predictable Out-of-Order Execution for Hard Real-Time Systems

Dynamic MIPS rate stabilization in out-of-order processors