NDLI: Scalable high performance main memory system using phase-change memory technology

Content Provider	ACM Digital Library
Author	Rivers, Jude A. Srinivasan, Vijayalakshmi Qureshi, Moinuddin K.
Abstract	The memory subsystem accounts for a significant cost and power budget of a computer system. Current DRAM-based main memory systems are starting to hit the power and cost limit. An alternative memory technology that uses resistance contrast in phase-change materials is being actively investigated in the circuits community. Phase Change Memory (PCM) devices offer more density relative to DRAM, and can help increase main memory capacity of future systems while remaining within the cost and power constraints. In this paper, we analyze a PCM-based hybrid main memory system using an architecture level model of PCM.We explore the trade-offs for a main memory system consisting of PCMstorage coupled with a small DRAM buffer. Such an architecture has the latency benefits of DRAM and the capacity benefits of PCM. Our evaluations for a baseline system of 16-cores with 8GB DRAM show that, on average, PCM can reduce page faults by 5X and provide a speedup of 3X. As PCM is projected to have limited write endurance, we also propose simple organizational and management solutions of the hybrid memory that reduces the write traffic to PCM, boosting its lifetime from 3 years to 9.7 years.
Starting Page	24
Ending Page	33
Page Count	10
File Format	PDF
ISSN	01635964
DOI	10.1145/1555815.1555760
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	37
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Wear leveling Phase change memory Dram caching
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Scalable high performance main memory system using phase-change memory technology

Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded Systems

Adaptive wear-leveling algorithm for PRAM main memory with a DRAM buffer

Architecting phase change memory as a scalable dram alternative

Scalable high performance main memory system using phase-change memory technology (2009)

Scalable high performance main memory system using phase-change memory technology (2009)

LLS: Cooperative integration of wear-leveling and salvaging for PCM main memory

Wear-leveling scheduler for phase-change RAM main memory for mobile consumer electronics

Hardware-Assisted Cooperative Integration of Wear-Leveling and Salvaging for Phase Change Memory

Scalable high performance main memory system using phase-change memory technology

Similar Documents

Scalable high performance main memory system using phase-change memory technology

Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded Systems

Adaptive wear-leveling algorithm for PRAM main memory with a DRAM buffer

Architecting phase change memory as a scalable dram alternative

Scalable high performance main memory system using phase-change memory technology (2009)

Scalable high performance main memory system using phase-change memory technology (2009)

LLS: Cooperative integration of wear-leveling and salvaging for PCM main memory

Wear-leveling scheduler for phase-change RAM main memory for mobile consumer electronics

Hardware-Assisted Cooperative Integration of Wear-Leveling and Salvaging for Phase Change Memory

Scalable high performance main memory system using phase-change memory technology