NDLI: Decoupled DIMM:building high-bandwidth memory system using low-speed DRAM devices

Content Provider	ACM Digital Library
Author	Zheng, Hongzhong Zhang, Zhao Lin, Jiang Zhu, Zhichun
Abstract	The widespread use of multicore processors has dramatically increased the demands on high bandwidth and large capacity from memory systems. In a conventional DDR2/DDR3 DRAM memory system, the memory bus and DRAM devices run at the same data rate. To improve memory bandwidth, we propose a new memory system design called decoupled DIMM that allows the memory bus to operate at a data rate much higher than that of the DRAM devices. In the design, a synchronization buffer is added to relay data between the slow DRAM devices and the fast memory bus; and memory access scheduling is revised to avoid access conflicts on memory ranks. The design not only improves memory bandwidth beyond what can be supported by current memory devices, but also improves reliability, power efficiency, and cost effectiveness by using relatively slow memory devices. The idea of decoupling, precisely the decoupling of bandwidth match between memory bus and a single rank of devices, can also be applied to other types of memory systems including FB-DIMM. Our experimental results show that a decoupled DIMM system of 2667MT/s bus data rate and 1333MT/s device data rate improves the performance of memory-intensive workloads by 51% on average over a conventional memory system of 1333MT/s data rate. Alternatively, a decoupled DIMM system of 1600MT/s bus data rate and 800MT/s device data rate incurs only 8% performance loss when compared with a conventional system of 1600MT/s data rate, with 16% reduction on the memory power consumption and 9% saving on memory energy.
Starting Page	255
Ending Page	266
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/1555815.1555788
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	37
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Decoupled dimm Bandwidth decoupling Dram memories
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices

Decoupled DIMM: Building High-Bandwidth Memory System from Low-Speed DRAM Devices (2009)

Decoupled DIMM: Building High-Bandwidth Memory System from Low-Speed DRAM Devices (2009)

DRAM The DIMM Tree Architecture: A High Bandwidth and Scalable Memory System

Utilizing radio-frequency interconnect for a many-dimm dram system.

Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management

On-chip mram as a high-bandwidth, low-latency replacement for dram physical memories (2002).

On-chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories (2002)

On-chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories (2002)

Decoupled DIMM:building high-bandwidth memory system using low-speed DRAM devices

Similar Documents

Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices

Decoupled DIMM: Building High-Bandwidth Memory System from Low-Speed DRAM Devices (2009)

Decoupled DIMM: Building High-Bandwidth Memory System from Low-Speed DRAM Devices (2009)

DRAM The DIMM Tree Architecture: A High Bandwidth and Scalable Memory System

Utilizing radio-frequency interconnect for a many-dimm dram system.

Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management

On-chip mram as a high-bandwidth, low-latency replacement for dram physical memories (2002).

On-chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories (2002)

On-chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories (2002)

Decoupled DIMM:building high-bandwidth memory system using low-speed DRAM devices