NDLI: Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors

Content Provider	ACM Digital Library
Author	Martonosi, Margaret Bhattacharjee, Abhishek
Abstract	With the shift towards chip multiprocessors (CMPs), exploiting and managing parallelism has become a central problem in computing systems. Many issues of parallelism management boil down to discerning which running threads or processes are critical, or slowest, versus which are non-critical. If one can accurately predict critical threads in a parallel program, then one can respond in a variety of ways. Possibilities include running the critical thread at a faster clock rate, performing load balancing techniques to offload work onto currently non-critical threads, or giving the critical thread more on-chip resources to execute faster. This paper proposes and evaluates simple but effective thread criticality predictors for parallel applications. We show that accurate predictors can be built using counters that are typically already available on-chip. Our predictor, based on memory hierarchy statistics, identifies thread criticality with an average accuracy of 93% across a range of architectures. We also demonstrate two applications of our predictor. First, we show how Intel's Threading Building Blocks (TBB) parallel runtime system can benefit from task stealing techniques that use our criticality predictor to reduce load imbalance. Using criticality prediction to guide TBB's task-stealing decisions improves performance by 13-32% for TBB-based PARSEC benchmarks running on a 32-core CMP. As a second application, criticality prediction guides dynamic energy optimizations in barrier-based applications. By running the predicted critical thread at the full clock rate and frequency-scaling non-critical threads, this approach achieves average energy savings of 15% while negligibly degrading performance for SPLASH-2 and PARSEC benchmarks.
Starting Page	290
Ending Page	301
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/1555815.1555792
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	37
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Thread criticality prediction Parallel processing Intel tbb Caches Dvfs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors

Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors.

Comparing memory systems for chip multiprocessors

Software data spreading:leveraging distributed caches to improve single thread performance

Cache Friendliness-Aware Managementof Shared Last-Level Caches for HighPerformance Multi-Core Systems

Thread clustering:sharing-aware scheduling on SMP-CMP-SMT multiprocessors

Cooperative shared resource access control for low-power chip multiprocessors

Coordinated, distributed, formal energy management of chip multiprocessors (2005)

Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors

Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors

Similar Documents

Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors

Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors.

Comparing memory systems for chip multiprocessors

Software data spreading:leveraging distributed caches to improve single thread performance

Cache Friendliness-Aware Managementof Shared Last-Level Caches for HighPerformance Multi-Core Systems

Thread clustering:sharing-aware scheduling on SMP-CMP-SMT multiprocessors

Cooperative shared resource access control for low-power chip multiprocessors

Coordinated, distributed, formal energy management of chip multiprocessors (2005)

Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors

Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors