NDLI: Nanoscale on-chip all-optical logic parity checker in integrated plasmonic circuits in optical communication range

Content Provider	PubMed Central
Author	Wang, Feifan Gong, Zibo Hu, Xiaoyong Yang, Xiaoyu Yang, Hong Gong, Qihuang
Copyright Year	2016
Abstract	The nanoscale chip-integrated all-optical logic parity checker is an essential core component for optical computing systems and ultrahigh-speed ultrawide-band information processing chips. Unfortunately, little experimental progress has been made in development of these devices to date because of material bottleneck limitations and a lack of effective realization mechanisms. Here, we report a simple and efficient strategy for direct realization of nanoscale chip-integrated all-optical logic parity checkers in integrated plasmonic circuits in the optical communication range. The proposed parity checker consists of two-level cascaded exclusive-OR (XOR) logic gates that are realized based on the linear interference of surface plasmon polaritons propagating in the plasmonic waveguides. The parity of the number of logic 1s in the incident four-bit logic signals is determined, and the output signal is given the logic state 0 for even parity (and 1 for odd parity). Compared with previous reports, the overall device feature size is reduced by more than two orders of magnitude, while ultralow energy consumption is maintained. This work raises the possibility of realization of large-scale integrated information processing chips based on integrated plasmonic circuits, and also provides a way to overcome the intrinsic limitations of serious surface plasmon polariton losses for on-chip integration applications.
Related Links	http://dx.doi.org/10.1038/srep24433
Starting Page	24433
File Format	PDF
ISSN	20452322
e-ISSN	20452322
Journal	Scientific Reports
Volume Number	6
Language	English
Publisher	Nature Publishing Group
Publisher Date	2016-04-01
Access Restriction	Open
Rights Holder	Nature Publishing Group
Subject Keyword	Science and technology Research in Higher Education
Content Type	Text
Resource Type	Article
Subject	Multidisciplinary

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Nanoscale on-chip all-optical logic parity checker in integrated plasmonic circuits in optical communication range

Chip-integrated ultrawide-band all-optical logic comparator in plasmonic circuits

Chip-integrated ultrawide-band all-optical logic comparator in plasmonic circuits

All-Optical Non-Inverted Parity Generator and Checker Based on Semiconductor Optical Amplifiers

Integrated all-optical logic discriminators based on plasmonic bandgap engineering

Broadband nanophotonic wireless links and networks using on-chip integrated plasmonic antennas

Chip-integrated optical power limiter based on an all-passive micro-ring resonator

Integrated all-optical logic discriminators based on plasmonic bandgap engineering

On-chip plasmon-induced transparency based on plasmonic coupled nanocavities

Nanoscale on-chip all-optical logic parity checker in integrated plasmonic circuits in optical communication range

Similar Documents

Nanoscale on-chip all-optical logic parity checker in integrated plasmonic circuits in optical communication range

Chip-integrated ultrawide-band all-optical logic comparator in plasmonic circuits

Chip-integrated ultrawide-band all-optical logic comparator in plasmonic circuits

All-Optical Non-Inverted Parity Generator and Checker Based on Semiconductor Optical Amplifiers

Integrated all-optical logic discriminators based on plasmonic bandgap engineering

Broadband nanophotonic wireless links and networks using on-chip integrated plasmonic antennas

Chip-integrated optical power limiter based on an all-passive micro-ring resonator

Integrated all-optical logic discriminators based on plasmonic bandgap engineering

On-chip plasmon-induced transparency based on plasmonic coupled nanocavities

Nanoscale on-chip all-optical logic parity checker in integrated plasmonic circuits in optical communication range