NDLI: Efficient error detection in multiple way tables

Content Provider	IET Digital Library
Author	Reviriego, P. Maestro, J. A.
Abstract	Multiple way tables in which items can be placed on several buckets are used in many computing applications. Some examples are cache memories and multiple hash tables structures. In most cases, the items are stored in electronic memories that are prone to soft errors that can corrupt the stored items. To avoid data corruption, memories can be protected with a parity bit or with an error correction code. It is shown that most single bit errors can be detected in multiple way tables without adding a parity bit. This can be done by placing the items in a predetermined order in the multiple ways of the table.
Starting Page	50
Ending Page	52
Page Count	3
ISSN	00135194
Volume Number	51
e-ISSN	1350911X
Issue Number	Issue 1, Jan (2015)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/51/1
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2014.3769
Journal	Electronics Letters
Publisher Date	2014-12-15
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Cache Memories Cache Storage Code Data Corruption Avoidance Efficient Error Detection Electronic Memory Error Correction Code Error Detection Code Memory Circuit Multiple Hash Table Structure Multiple Way Tables Parity Bit Radiation Effect (semiconductor Technology) Radiation Hardening (electronics) Semiconductor Storage Single Bit Error Soft Error
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High performance adjacent error detection for nanometer devices

Efficient implementation of single event upset tolerant register comparison

AS8-static random access memory (SRAM): asymmetric SRAM architecture for soft error hardening enhancement

Odd-weight-column SEC–DED–TAED codes

Soft-input bit-flipping decoding of generalised concatenated codes for application in non-volatile flash memories

Soft-error protection of TCAMs based on ECCs and asymmetric SRAM cells

Lower complexity error location detection block of adjacent error correcting decoder for SRAMs

Threshold-voltage-drift-aware scheduling for belief propagation decoding of LDPC-coded NAND flash memory

Multiple word/bit line redundancy for semiconductor memories

Efficient error detection in multiple way tables

Similar Documents

High performance adjacent error detection for nanometer devices

Efficient implementation of single event upset tolerant register comparison

AS8-static random access memory (SRAM): asymmetric SRAM architecture for soft error hardening enhancement

Odd-weight-column SEC–DED–TAED codes

Soft-input bit-flipping decoding of generalised concatenated codes for application in non-volatile flash memories

Soft-error protection of TCAMs based on ECCs and asymmetric SRAM cells

Lower complexity error location detection block of adjacent error correcting decoder for SRAMs

Threshold-voltage-drift-aware scheduling for belief propagation decoding of LDPC-coded NAND flash memory

Multiple word/bit line redundancy for semiconductor memories

Efficient error detection in multiple way tables