NDLI: Undershoot suppression technique for fully integrated pulse-width modulated switching converters

Content Provider	IET Digital Library
Author	Huang, Cheng Mok, Philip K. T.
Abstract	A shunt-regulation control technique is presented to improve the load transient performance of fully integrated high-frequency converters. The undershoot voltage, which used to be limited by the system loop response and the nanofarad range small on-chip capacitor, is significantly suppressed. The proposed converter is simulated by a standard 0.13 μm CMOS process using a 6 nH inductor and 10 nF capacitor under different process corners with parasitics extracted from the layout of critical blocks. Compared to a conventional converter with the bandwidth pushed to the limit, the undershoot voltage is reduced from 360 to 100 mV with a transient step of 150–550 mA in 100 ps.
Starting Page	96
Ending Page	97
Page Count	2
ISSN	00135194
Volume Number	51
e-ISSN	1350911X
Issue Number	Issue 1, Jan (2015)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/51/1
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2014.2171
Journal	Electronics Letters
Publisher Date	2014-12-17
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Capacitance 10 NF CMOS Integrated Circuit CMOS Process Current 150 MA to 550 MA DC-DC Power Converter Fully Integrated DC–DC Converters Fully Integrated High-frequency Converter Fully Integrated Pulse-width Modulated Switching Converter Load Transient Performance Nanofarad Range Small On-chip Capacitor Power Electronics Power Supply Process Corners PWM Power Converter Shunt-regulation Control Technique Size 0.13 Mum Supervisory Circuit Switching Converter System Loop Response Time 100 Ps Undershoot Suppression Technique Undershoot Voltage Suppression Voltage Control
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fast-transient DC–DC converter with hysteresis prediction voltage control

Family of single-switch soft-switching pulse-width modulation DC–DC converters with reduced switch stress

An Integrated Switching DC–DC Converter With Dual-Mode Pulse-Train/PWM Control

High-efficiency low-noise pulse-width modulation DC–DC buck converter based on multi-partition switching for mobile system-on-a-chip applications

New active snubber cell for high power isolated PWM DC–DC converters

Two new transformerless high step-down DC–DC converters

Low-power pulse width modulation (PWM) for high-frequency DC–DC converters

A 1-MHz Zero-Voltage-Switching Asymmetrical Half-Bridge DC/DC Converter: Analysis and Design

100 mV–1.2 V fully-integrated DC–DC converters for thermal energy harvesting

Undershoot suppression technique for fully integrated pulse-width modulated switching converters

Similar Documents

Fast-transient DC–DC converter with hysteresis prediction voltage control

Family of single-switch soft-switching pulse-width modulation DC–DC converters with reduced switch stress

An Integrated Switching DC–DC Converter With Dual-Mode Pulse-Train/PWM Control

High-efficiency low-noise pulse-width modulation DC–DC buck converter based on multi-partition switching for mobile system-on-a-chip applications

New active snubber cell for high power isolated PWM DC–DC converters

Two new transformerless high step-down DC–DC converters

Low-power pulse width modulation (PWM) for high-frequency DC–DC converters

A 1-MHz Zero-Voltage-Switching Asymmetrical Half-Bridge DC/DC Converter: Analysis and Design

100 mV–1.2 V fully-integrated DC–DC converters for thermal energy harvesting

Undershoot suppression technique for fully integrated pulse-width modulated switching converters