NDLI: Hardware acceleration for motion tracking system used in image-guided surgery

Content Provider	IEEE Xplore Digital Library
Author	Dang Xiao Li Wenjun Ding Hui Wang Guangzhi
Copyright Year	2010
Description	Author affiliation: Dept. of Biomedical Engineering, Tsinghua University, Beijing, China (Dang Xiao; Li Wenjun; Ding Hui; Wang Guangzhi)
Abstract	This paper presents several hardware accelerating methods for an infrared optical tracking system based on FPGA (Field Programmable Gate Array). The system is designed for Image-Guided Surgical Navigation. Since FPGA and SoPC (System on Programming Chip) have the inherent flexibility and ease of implemented, system architecture together with PCB (Printed Circuit Board) design can be greatly simplified while the reliability can be increased. With the hardware accelerating methods, which are Floating-Point Custom Instruction, Tightly Coupled Memory (TCM) and Multiprocessor, calculating speed of 3D reconstruction gets a significant promotion of 18 times according to experiment results. This overcomes the lack of dominant frequency and floating-point computational capability in Altera soft processor Nios II. However, the benefit of speed is obtained at the cost of hardware resources, which should be considered. The hardware acceleration and its testing performance could theoretically support up to 32 markers real-time location with a frame rate of 60fps (frame per second).
Starting Page	1498
Ending Page	1502
File Size	974527
Page Count	5
File Format	PDF
ISBN	9781424464951
e-ISBN	9781424464982
DOI	10.1109/BMEI.2010.5639392
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-10-16
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Surgical Navigation FPGA optical tracking Computer architecture SoPC Optical imaging Hardware Three dimensional displays Acceleration Optical sensors hardware acceleration Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in