NDLI: A 10 bit 12.8 MS/s SAR analog-to-digital converter in a 250 nm SiGe BiCMOS technology

Content Provider	IEEE Xplore Digital Library
Author	Digel, J. Grozing, M. Berroth, M.
Copyright Year	2014
Description	Author affiliation: Inst. of Electr. & Opt. Commun. Eng., Univ. of Stuttgart, Stuttgart, Germany (Digel, J.; Grozing, M.; Berroth, M.)
Abstract	This paper presents a 10 bit 12.8 MS/s successive approximation register (SAR) analog-to-digital converter (ADC) implemented in a 250 nm SiGe BiCMOS technology. An energy-efficient switching algorithm with top-plate sampling is applied which reduces the total input capacitance by 50%. High-impedance inputs with emitter followers and internal reference voltage generation make it suitable for applications that require precise on-chip voltage monitoring. For a low-frequency input signal, measured SNDR and SFDR of the presented SAR ADC are 48.7 dB and 57.8 dB. The effective resolution bandwidth (ERBW) is 19 MHz. The ADC draws 17.4 rnA from a 2.6 V supply including reference voltage generation, clock drivers and emitter follower buffers for input and reference voltages. The die area is 2.1 × 0.7 $mm^{2}$ with the ADC core occupying 1 × 0.5 $mm^{2}.$ A formula for relating static nonlinearity (INL) measurements with dynamic SNDRIENOB measurements is derived. From output codes recorded with constant input voltages, the distortion power caused by nonlinearity and the noise of the reference voltage source and the comparator are determined. After adapting them to sinusoidal inputs, the expected impact on SNDR and ENOB is derived.
Starting Page	1
Ending Page	4
File Size	1229883
Page Count	4
File Format	PDF
ISBN	9781479949946
DOI	10.1109/PRIME.2014.6872685
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-06-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Capacitors Registers System-on-chip Distortion measurement Approximation methods Impedance Monitoring
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 9 bit 34 MS/s SAR Analog-to-Digital Converter in 130 nm SiGe BiCMOS

A 10-bit 20 MS/s successive approximation register analog-to-digital converter using single-sided DAC switching method for control application

A 0.024 $mm^{2}$ 4.9 fJ 10-bit 2 MS/s SAR ADC in 65 nm CMOS

A 6 bit and a 7 bit 80 MS/s SAR ADC for an IR-UWB receiver

A 10-bit 30-MS/s 50mW pipelined A/D converter

A 10-b 50-MS/s 820- $mu $W SAR ADC With On-Chip Digital Calibration

A 10-bit 50-MS/s SAR ADC for dual-voltage domain portable systems

A 10-bit 50 MS/s 500 mW A/D converter using differential-voltage subconverter

A 2.5MS/s 225 µW 8-bit charge redistribution SAR ADC for multichannel applications

A 10 bit 12.8 MS/s SAR analog-to-digital converter in a 250 nm SiGe BiCMOS technology

Similar Documents

A 9 bit 34 MS/s SAR Analog-to-Digital Converter in 130 nm SiGe BiCMOS

A 10-bit 20 MS/s successive approximation register analog-to-digital converter using single-sided DAC switching method for control application

A 0.024 $mm^{2}$ 4.9 fJ 10-bit 2 MS/s SAR ADC in 65 nm CMOS

A 6 bit and a 7 bit 80 MS/s SAR ADC for an IR-UWB receiver

A 10-bit 30-MS/s 50mW pipelined A/D converter

A 10-b 50-MS/s 820- $mu $W SAR ADC With On-Chip Digital Calibration

A 10-bit 50-MS/s SAR ADC for dual-voltage domain portable systems

A 10-bit 50 MS/s 500 mW A/D converter using differential-voltage subconverter

A 2.5MS/s 225 µW 8-bit charge redistribution SAR ADC for multichannel applications

A 10 bit 12.8 MS/s SAR analog-to-digital converter in a 250 nm SiGe BiCMOS technology