NDLI: A 1.2V low-power high-resolution noise-shaping ADC using multistage time encoding converters for biomedical applications

Content Provider	IEEE Xplore Digital Library
Author	Sanjurjo, J.P. Prefasi, E. Hernandez, L.
Copyright Year	2014
Description	Author affiliation: Univ. Carlos III de Madrid, Leganés, Spain (Sanjurjo, J.P.; Prefasi, E.; Hernandez, L.)
Abstract	The high-resolution and low power consumption ADCs demand in read-out circuits for biopotential systems has been increased in the last few years. This paper presents a new architecture to implement this kind of ADC's using multistage time encoding converters. Due to the low voltage supply and low power demanded on this type of applications, the proposed ADC is formed by a second-order multibit noise-shaping converter using a time domain integrating quantizer as first stage and a Differential Gated-Ring Oscillator (DGRO) as second stage of the multistage architecture (MASH). The first-order noise shaping behavior of the DGRO allows to obtain a total third order noise shaping performance in the final ADC output. Moreover, using the arrangement proposed in this work, the low power requirements demanded in biopotential read-out circuits can be achieved. This because the multi-bit flash quantizer used in standard noise-shaping ADCs has been replaced by a time domain integrating quantizer that uses a one bit comparator and a PWM DAC. In addition the second stage of the MASH structure is used to quantize the width of a digital pulse with the benefit of first order noise shaping. Hence, the combination of a GRO with an integrating quantizer may produce a hardware-efficient multistage ADC (MASH) due to the digital nature of the GRO. As an example, the transistor level performance of a MASH 2-1 ADC with the proposed architecture has been evaluated. The transistor level simulations show that the ADC can achieve an ENOB = 15bits in a signal bandwidth of 16kHz using a 0.18μm CMOS technology at 1.2V.
Starting Page	1
Ending Page	4
File Size	373059
Page Count	4
File Format	PDF
ISBN	9781479949946
DOI	10.1109/PRIME.2014.6872714
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-06-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multi-stage noise shaping Power demand Logic gates Time Encoding Integrating Quantizer Transistors Sigma Delta Modulation Time-domain analysis Gated-Ring Oscillator Oscillators
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Time-Domain High-Order MASH $DeltaSigma$ ADC Using Voltage-Controlled Gated-Ring Oscillator

A $148fs_{rms}$ Integrated Noise 4 MHz Bandwidth Second-Order $DeltaSigma$ Time-to-Digital Converter With Gated Switched-Ring Oscillator

Sturdy-MASH delta-sigma modulator with noise-shaped integrating quantizer and dual-DAC DWA

Time difference amplifiers to improve the dynamic range of MASH time encoded ADCs

A 0.13μm CMOS 5-MHz BW 47-dB SNDR all-digital time-mode first-order as ADC with 3-bit gated VCO quantizer

Two-stage ΔΣ ADC with noise-coupled VCO-based quantizer

A Second-Order ΔΣ ADC Using Noise-Shaped Two-Step Integrating Quantizer

A 15 Bit 95 dB Low Power Discrete Time Sigma Delta Modulator

Incremental Analog-to-Digital Converters for High-Resolution Energy-Efficient Sensor Interfaces

A 1.2V low-power high-resolution noise-shaping ADC using multistage time encoding converters for biomedical applications

Similar Documents

A Time-Domain High-Order MASH $DeltaSigma$ ADC Using Voltage-Controlled Gated-Ring Oscillator

A $148fs_{rms}$ Integrated Noise 4 MHz Bandwidth Second-Order $DeltaSigma$ Time-to-Digital Converter With Gated Switched-Ring Oscillator

Sturdy-MASH delta-sigma modulator with noise-shaped integrating quantizer and dual-DAC DWA

Time difference amplifiers to improve the dynamic range of MASH time encoded ADCs

A 0.13μm CMOS 5-MHz BW 47-dB SNDR all-digital time-mode first-order as ADC with 3-bit gated VCO quantizer

Two-stage ΔΣ ADC with noise-coupled VCO-based quantizer

A Second-Order ΔΣ ADC Using Noise-Shaped Two-Step Integrating Quantizer

A 15 Bit 95 dB Low Power Discrete Time Sigma Delta Modulator

Incremental Analog-to-Digital Converters for High-Resolution Energy-Efficient Sensor Interfaces

A 1.2V low-power high-resolution noise-shaping ADC using multistage time encoding converters for biomedical applications