NDLI: A novel CAD framework for substrate modeling

Content Provider	IEEE Xplore Digital Library
Author	Hao Zou Moursy, Y. Iskander, R. Louerat, M.-M. Chaput, J.-P.
Copyright Year	2014
Description	Author affiliation: Lab. LIP6, Univ. Pierre et Marie CURIE (UPMC), Paris, France (Hao Zou; Moursy, Y.; Iskander, R.; Louerat, M.-M.; Chaput, J.-P.)
Abstract	This paper presents a novel Computer-Aided-Design (CAD) framework for 3D extraction of the substrate electrical network. The proposed CAD tool (framework) models efficiently the minority carrier propagation inside substrate network especially for smart power ICs. Today, the minority carrier propagation into the substrate is ignored in existing SPICE simulators. It can be simulated using finite element methods in TCAD. Generally, TCAD simulations are accurates but take long time. Thus, they become of limited help for large scale ICs involving hundreds of transistors. In the context of the FP7 AUTOMICS project, the extraction tool will take into consideration the minority carriers effects. It will allow the designer to predict the minority carrier propagation through the substrate. This can be useful in evaluation the efficiency of ESD protection and latchup faults due to this leackage current in the substrate specially in HV/HT applications. With the proposed substrate network, the three-dimensional layout parasitics are constructed and substrate noise is simulated before first silicon fabrication. A simple diode example is illustrated to demonstrate the principal idea of the extraction tool.
Starting Page	1
Ending Page	4
File Size	286120
Page Count	4
File Format	PDF
ISBN	9781479949946
DOI	10.1109/PRIME.2014.6872736
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-06-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Solid modeling Shape Computational modeling Layout Doping Integrated circuit modeling Substrates
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Substrate noise modeling with dedicated CAD framework for smart power ICs

A CAD integrated solution of substrate modeling for industrial IC design

Layout-based TCAD device model generation

Modeling parasitic vertical PNP in HVCMOS

Integration of an expert system for analogue layout synthesis into a commercial CAD framework

Layout-based 3D solid modeling for IC

Analysis, design, and sensitivity study of substrate integrated waveguide circuits by using equivalent circuit models

Full Wave Modeling of Substrate Doping Effects and Nonideal Conductors in Integrated Circuit Interconnects

Computational topology for shape modeling

A novel CAD framework for substrate modeling

Similar Documents

Substrate noise modeling with dedicated CAD framework for smart power ICs

A CAD integrated solution of substrate modeling for industrial IC design

Layout-based TCAD device model generation

Modeling parasitic vertical PNP in HVCMOS

Integration of an expert system for analogue layout synthesis into a commercial CAD framework

Layout-based 3D solid modeling for IC

Analysis, design, and sensitivity study of substrate integrated waveguide circuits by using equivalent circuit models

Full Wave Modeling of Substrate Doping Effects and Nonideal Conductors in Integrated Circuit Interconnects

Computational topology for shape modeling

A novel CAD framework for substrate modeling